View CC2420_4957601.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

SmartRF (R) CC2420
CC2420
2.4 GHz IEEE 802.15.4 / ZigBee-ready RF Transceiver
Applications
* * * * 2.4 GHz IEEE 802.15.4 systems ZigBee systems Home/building automation Industrial Control * * * Wireless sensor networks PC peripherals Consumer Electronics
Product Description
The CC2420 is a true single-chip 2.4 GHz IEEE 802.15.4 compliant RF transceiver designed for low-power and low-voltage wireless applications. CC2420 includes a digital direct sequence spread spectrum baseband modem providing a spreading gain of 9 dB and an effective data rate of 250 kbps. The CC2420 is a low-cost, highly integrated solution for robust wireless communication in the 2.4 GHz unlicensed ISM band. It complies with worldwide regulations covered by ETSI EN 300 328 and EN 300 440 class 2 (Europe), FCC CFR47 Part 15 (US) and ARIB STD-T66 (Japan). The CC2420 provides extensive hardware support for packet handling, data buffering, burst transmissions, data encryption, data authentication, clear channel assessment, link quality indication and packet timing information. These features reduce the load on the host controller and allow CC2420 to interface low-cost microcontrollers. The configuration interface and transmit / receive FIFOs of CC2420 are accessed via an SPI interface. In a typical application CC2420 will be used together with a microcontroller and a few external passive components.
CC2420 is based on Chipcon's SmartRF(R)03 technology in 0.18 m CMOS.
Key Features
* True single-chip 2.4 GHz IEEE 802.15.4 compliant RF transceiver with baseband modem and MAC support DSSS baseband modem with 2 MChips/s and 250 kbps effective data rate. Suitable for both RFD and FFD operation Low current consumption (RX: 19.7 mA, TX: 17.4 mA) Low supply voltage (2.1 - 3.6 V) with integrated voltage regulator Low supply voltage (1.6 - 2.0 V) with external voltage regulator * * * * * * * * * * * * Programmable output power No external RF switch / filter needed I/Q low-IF receiver I/Q direct upconversion transmitter Very few external components 128(RX) + 128(TX) byte data buffering Digital RSSI / LQI support Hardware MAC encryption (AES-128) Battery monitor QLP-48 package, 7x7 mm Complies with ETSI EN 300 328, EN 300 440 class 2, FCC CFR-47 part 15 and ARIB STD-T66 Powerful and flexible development tools available
* * * * *
Chipcon AS SmartRF(R) CC2420 Preliminary Datasheet (rev 1.2), 2004-06-09
Page 1 of 87
SmartRF (R) CC2420
Table of contents
Abbreviations_____________________________________________________________________5 References _______________________________________________________________________6 Features _________________________________________________________________________7 Absolute Maximum Ratings _________________________________________________________8 Operating Conditions ______________________________________________________________8 Electrical Specifications ____________________________________________________________9 Pin Assignment __________________________________________________________________14 Circuit Description _______________________________________________________________16 Application Circuit _______________________________________________________________18 Input / output matching ___________________________________________________________18 Bias resistor ____________________________________________________________________18 Crystal ________________________________________________________________________18 Voltage regulator________________________________________________________________18 Power supply decoupling and filtering _______________________________________________18 IEEE 802.15.4 Modulation Format __________________________________________________22 Configuration Overview ___________________________________________________________23 Evaluation Software ______________________________________________________________24 4-wire Serial Configuration and Data Interface________________________________________25 Register access _________________________________________________________________25 Status byte _____________________________________________________________________26 Command strobes _______________________________________________________________27 RAM access____________________________________________________________________27 FIFO access ____________________________________________________________________29 Multiple SPI access ______________________________________________________________29 Microcontroller Interface and Pin Description ________________________________________30 Configuration interface ___________________________________________________________30 Receive mode __________________________________________________________________31 RXFIFO overflow _______________________________________________________________31 Transmit mode__________________________________________________________________33 General control and status pins _____________________________________________________33 Demodulator, Symbol Synchroniser and Data Decision _________________________________33 Frame Format ___________________________________________________________________34 Synchronisation header ___________________________________________________________34 Length field ____________________________________________________________________35 MAC protocol data unit___________________________________________________________35 Frame check sequence____________________________________________________________36 RF Data Buffering ________________________________________________________________37 Buffered transmit mode___________________________________________________________37 Buffered receive mode ___________________________________________________________38 Un-buffered, serial mode__________________________________________________________38 Address Recognition ______________________________________________________________39 Acknowledge Frames _____________________________________________________________40 Radio control state machine ________________________________________________________42 MAC Security Operations (Encryption and Authentication) _____________________________44
Chipcon AS SmartRF(R) CC2420 Preliminary Datasheet (rev 1.2), 2004-06-09
Page 2 of 87
SmartRF (R) CC2420
Keys__________________________________________________________________________44 Nonce / counter _________________________________________________________________44 Stand-alone encryption ___________________________________________________________45 In-line security operations _________________________________________________________45 CTR mode encryption / decryption __________________________________________________46 CBC-MAC_____________________________________________________________________46 CCM _________________________________________________________________________46 Timing ________________________________________________________________________47 Linear IF and AGC Settings________________________________________________________47 RSSI / Energy Detection ___________________________________________________________47 Link Quality Indication ___________________________________________________________48 Clear Channel Assessment _________________________________________________________49 Frequency and Channel Programming _______________________________________________49 VCO and PLL Self-Calibration _____________________________________________________50 VCO _________________________________________________________________________50 PLL self-calibration______________________________________________________________50 Output Power Programming _______________________________________________________50 Voltage Regulator ________________________________________________________________50 Battery Monitor__________________________________________________________________51 Crystal Oscillator ________________________________________________________________52 Input / Output Matching __________________________________________________________53 Transmitter Test Modes ___________________________________________________________54 Unmodulated carrier _____________________________________________________________54 Modulated spectrum _____________________________________________________________55 System Considerations and Guidelines _______________________________________________56 Frequency hopping and multi-channel systems_________________________________________56 Data burst transmissions __________________________________________________________56 Crystal accuracy and drift _________________________________________________________56 Communication robustness ________________________________________________________56 Communication security __________________________________________________________56 Low cost systems________________________________________________________________57 Battery operated systems__________________________________________________________57 BER / PER measurements _________________________________________________________57 PCB Layout Recommendations _____________________________________________________58 Antenna Considerations ___________________________________________________________58 Configuration Registers ___________________________________________________________60 Test Output Signals _______________________________________________________________80 Package Description (QLP 48) ______________________________________________________82 Recommended layout for package (QLP 48) __________________________________________83 Package thermal properties ________________________________________________________83 Soldering information ____________________________________________________________83 Plastic tube specification __________________________________________________________84 Carrier tape and reel specification___________________________________________________84 Ordering Information _____________________________________________________________84 General Information ______________________________________________________________85 Document History _______________________________________________________________85 Product Status Definitions_________________________________________________________86
Chipcon AS SmartRF(R) CC2420 Preliminary Datasheet (rev 1.2), 2004-06-09
Page 3 of 87
SmartRF (R) CC2420
Disclaimer _____________________________________________________________________86 Trademarks ____________________________________________________________________86 Life Support Policy ______________________________________________________________86 Address Information ______________________________________________________________87
Chipcon AS SmartRF(R) CC2420 Preliminary Datasheet (rev 1.2), 2004-06-09
Page 4 of 87
SmartRF (R) CC2420
Abbreviations
ADC AES AGC ARIB BER CBC-MAC CCA CCM CFR CSMA-CA CTR CW DAC DSSS ESD ESR EVM FCC FCF FIFO FFCTRL HSSD IEEE IF ISM ITU-T I/O I/Q kbps LNA LO LQI LSB MAC MFR MHR MIC MPDU MSDU NA NC O-QPSK PA PCB PER PHY PHR PLL PSDU QLP RAM RBW RF RSSI Analogue to Digital Converter Advanced Encryption Standard Automatic Gain Control Association of Radio Industries and Businesses Bit Error Rate Cipher Block Chaining Message Authentication Code Clear Cannel Assessment Counter mode + CBC-MAC Code of Federal Regulations Carrier Sense Multiple Access with Collision Avoidance Counter mode (encryption) Continuous Wave Digital to Analogue Converter Direct Sequence Spread Spectrum Electro Static Discharge Equivalent Series Resistance Error Vector Magnitude Federal Communications Commission Frame Control Field First In First Out FIFO and Frame Control High Speed Serial Debug Institute of Electrical and Electronics Engineers Intermediate Frequency Industrial, Scientific and Medical International Telecommunication Union - Telecommunication Standardization Sector Input / Output In-phase / Quadrature-phase kilo bits per second Low-Noise Amplifier Local Oscillator Link Quality Indication Least Significant Bit / Byte Medium Access Control MAC Footer MAC Header Message Integrity Code MAC Protocol Data Unit MAC Service Data Unit Not Available Not Connected Offset - Quadrature Phase Shift Keying Power Amplifier Printed Circuit Board Packet Error Rate Physical Layer PHY Header Phase Locked Loop PHY Service Data Unit Quad Leadless Package Random Access Memory Resolution BandWidth Radio Frequency Receive Signal Strength Indicator
Chipcon AS SmartRF(R) CC2420 Preliminary Datasheet (rev 1.2), 2004-06-09
Page 5 of 87
SmartRF (R) CC2420
RX SHR SPI TBD T/R TX VCO VGA Receive Synchronisation Header Serial Peripheral Interface To Be Decided / To Be Defined Transmit / Receive Transmit Voltage Controlled Oscillator Variable Gain Amplifier
References
[1] IEEE std. 802.15.4 - 2003: Wireless Medium Access Control (MAC) and Physical Layer (PHY) specifications for Low Rate Wireless Personal Area Networks (LR-WPANs) http://standards.ieee.org/getieee802/download/802.15.4-2003.pdf [2] NIST FIPS Pub 197: Advanced Encryption Standard (AES), Federal Information Processing Standards Publication 197, US Department of Commerce/N.I.S.T., November 26, 2001. Available from the NIST website. http://csrc.nist.gov/publications/fips/fips197/fips-197.pdf [3] R. Housley, D. Whiting, N. Ferguson, Counter with CBC-MAC (CCM), submitted to NIST, June 3, 2002. Available from the NIST website. http://csrc.nist.gov/CryptoToolkit/modes/proposedmodes/ProposedModesPa ge.html
Chipcon AS SmartRF(R) CC2420 Preliminary Datasheet (rev 1.2), 2004-06-09
Page 6 of 87
SmartRF (R) CC2420
Features
* 2400 - 2483.5 MHz RF Transceiver * Direct Sequence Spread Spectrum (DSSS) transceiver * 250 kbps data rate, 2 MChip/s chip rate * O-QPSK with half sine pulse shaping modulation * Very low current consumption (RX: 19.7 mA, TX: 17.4 mA) * High sensitivity (-94 dBm) * High adjacent channel rejection (39 dB) * High alternate channel rejection (55 dB) * On-chip VCO, LNA and PA * Low supply voltage (2.1 - 3.6 V) with on-chip voltage regulator * Programmable output power * I/Q low-IF soft decision receiver * I/Q direct up-conversion transmitter Separate transmit and receive FIFOs * 128 byte transmit data FIFO * 128 byte receive data FIFO Very few external components * Only reference crystal and a minimised number of passives * No external filters needed Easy configuration interface * 4-wire SPI interface * Serial clock up to 10 MHz * * * 802.15.4 MAC hardware support: * Automatic preamble generator * Synchronisation word insertion/detection * CRC-16 computation and checking over the MAC payload * Clear Channel Assessment * Energy detection / digital RSSI * Link Quality Indication * Full automatic MAC security (CTR, CBC-MAC, CCM) 802.15.4 MAC hardware security: * Automated security operations within the receive and transmit FIFOs. * CTR mode encryption / decryption * CBC-MAC authentication * CCM encryption / decryption and authentication * Stand-alone AES encryption Development tools available * Fully equipped development kit * Demonstration board reference design with microcontroller code * Easy-to-use software for generating the CC2420 configuration data Small size QLP-48 package, 7 x 7 mm Complies with EN 300 328, EN 300 440 class 2, FCC CFR47 part 15 and ARIB STD-T66
*
*
*
*
*
Chipcon AS SmartRF(R) CC2420 Preliminary Datasheet (rev 1.2), 2004-06-09
Page 7 of 87
SmartRF (R) CC2420
Absolute Maximum Ratings
Parameter Supply voltage for on-chip voltage regulator, VREG_IN pin 43. Supply voltage (VDDIO) for digital I/Os, DVDD3.3, pin 25. Supply voltage (VDD) on AVDD_VCO, DVDD1.8, etc (pin no 1, 2, 3, 4, 10, 14, 15, 17, 18, 20, 26, 35, 37, 44 and 48) Voltage on any digital I/O pin, (pin no. 21, 27-34 and 41) Voltage on any other pin, (pin no. 6, 7, 8, 11, 12, 13, 16, 36, 38, 39, 40, 45, 46 and 47) Input RF level Storage temperature range Reflow solder temperature -50 Min. -0.3 -0.3 -0.3 Max. 3.6 3.6 2.0 Units V V V Condition
-0.3 -0.3
VDDIO+0.3, max 3.6 VDD+0.3, max 2.0 10 150 260
V V dBm C C T = 10 s
The absolute maximum ratings given above should under no circumstances be violated. Stress exceeding one or more of
the limiting values may cause permanent damage to the device.
Caution! ESD sensitive device. Precaution should be used when handling the device in order to prevent permanent damage.
Operating Conditions
Parameter Supply voltage for on-chip voltage regulator, VREG_IN pin 43. Supply voltage (VDDIO) for digital I/Os, DVDD3.3, pin 25 . Supply voltage (VDD) on AVDD_VCO, DVDD1.8, etc (pin no 1, 2, 3, 4, 10, 14, 15, 17, 18, 20, 26, 35, 37, 44 and 48) Operating ambient temperature range Min. 2.1 1.6 Typ. Max. 3.6 3.6 Units V V The digital I/O voltage (DVDD3.3 pin) must match the external interfacing circuit (e.g. microcontroller). The typical application uses regulated 1.8 V supply generated by the on-chip voltage regulator. Condition
1.6
1.8
2.0
V
-40
85
C
Chipcon AS SmartRF(R) CC2420 Preliminary Datasheet (rev 1.2), 2004-06-09
Page 8 of 87
SmartRF (R) CC2420
Electrical Specifications
Measured on CC2420 Evaluation Module, Tc = 27 C, DVDD3.3 and VREG_IN = 3.3 V, internal voltage regulator used if nothing else stated. Parameter Overall RF Frequency Range 2400 2483.5 MHz Programmable in 1 MHz steps, 5 MHz steps for compliance with [1] Min. Typ. Max. Unit Condition / Note
Transmit Section
Transmit bit rate
250
250
kbps
As defined by [1]
Transmit chip rate
2000
2000
kChips/s
As defined by [1]
Nominal output power
-3
0
dBm
Delivered to a single ended 50 load through a balun. [1] requires minimum -3 dBm
Programmable output power range
24
dB
The output power is programmable in 8 steps from approximately -24 to 0 dBm.
Harmonics 2 harmonic 3 harmonic
rd nd
-37 -51
dBm dBm
At max output power delivered to a single ended 50 load through a balun. See page 53.
Spurious emission 30 - 1000 MHz 1- 12.75 GHz 1.8 - 1.9 GHz 5.15 - 5.3 GHz Error Vector Magnitude (EVM) -36 -30 -47 -47 20 dBm dBm dBm dBm %
Maximum output power. Complies with EN 300 328, EN 300 440, CFR47 Part 15 and ARIB STD-T-66
Measured as defined by [1] [1] requires max. 35 %
Optimum load impedance
115 + j180
Differential impedance as seen from the RF-port (RF_P and RF_N) towards the antenna. For matching details see the Input / Output Matching section on page 53.
Receive Section
Receiver Sensitivity -90 -94 dBm PER = 1%, as specified by [1] Measured in 50 single endedly through a balun. [1] requires -85 dBm Chipcon AS SmartRF(R) CC2420 Preliminary Datasheet (rev 1.2), 2004-06-09
Page 9 of 87
SmartRF (R) CC2420
Parameter Saturation (maximum input level) Min. 0 Typ. 10 Max. Unit dBm Condition / Note PER = 1%, as specified by [1] Measured in 50 single endedly through a balun. [1] requires -20 dBm Adjacent channel rejection + 5 MHz channel spacing 46 dB Wanted signal @ -82 dBm, adjacent modulated channel at +5 MHz, PER = 1 %, as specified by [1]. [1] requires 0 dB Adjacent channel rejection - 5 MHz channel spacing 39 dB Wanted signal @ -82 dBm, adjacent modulated channel at -5 MHz, PER = 1 %, as specified by [1]. [1] requires 0 dB Alternate channel rejection + 10 MHz channel spacing 58 dB Wanted signal @ -82 dBm, adjacent modulated channel at +10 MHz, PER = 1 %, as specified by [1] [1] requires 30 dB Alternate channel rejection - 10 MHz channel spacing 55 dB Wanted signal @ -82 dBm, adjacent modulated channel at -10 MHz, PER = 1 %, as specified by [1] [1] requires 30 dB Channel rejection + 15 MHz - 15 MHz 39 dB Wanted signal @ -82 dBm. Undesired signal is a 802.15.4 modulated channel, stepped through all channels from 2405 to 2480 MHz. Signal level for PER = 1%.
Blocking / Desensitisation +/- 5 MHz from channel centre +/- 10 MHz from channel centre +/- 20 MHz from channel centre +/- 50 MHz from channel centre -24 -24 -24 -23 -50 -45 -40 -30 dBm dBm dBm dBm Wanted signal 3 dB above the sensitivity level, CW jammer, PER = 1%. Maximum values according to EN 300 440 class 2.
Spurious emission 30 - 1000 MHz 1 - 12.75 GHz -57 -47 dBm dBm Complies with EN 300 328, EN 300 440 class 2, CFR47, Part 15 and ARIB STD-T-66 Difference between centre frequency of the received RF signal and local oscillator frequency [1] requires 200 kHz Symbol rate error tolerance 120 ppm Difference between incoming symbol rate and the internally generated symbol rate [1] requires 80 ppm RSSI / Carrier Sense
Frequency error tolerance
-300
300
kHz
Carrier sense level
- 77
dBm
Programmable in RSSI.CCA_THR
Chipcon AS SmartRF(R) CC2420 Preliminary Datasheet (rev 1.2), 2004-06-09
Page 10 of 87
SmartRF (R) CC2420
Parameter RSSI dynamic range Min. Typ. 100 Max. Unit dB Condition / Note The range is approximately from -100 dBm to 0 dBm See page 47 for details RSSI accuracy 6 dB
RSSI linearity
3
dB
RSSI average time IF Section
128
s
8 symbol periods, as specified by [1]
Intermediate frequency (IF)
2
MHz
Frequency Synthesizer Section
Crystal oscillator frequency
16
MHz
See page 52 for details.
Crystal frequency accuracy requirement
- 40
40
ppm
Including aging and temperature dependency, as specified by [1]
Crystal operation
Parallel
C381 and C391 are loading capacitors, see page 52
Crystal load capacitance
12
16
20
pF
16 pF recommended
Crystal ESR
60
Crystal oscillator start-up time
0.86
ms
16 pF load
Phase noise -109 -117 -117 -117 dBc/Hz dBc/Hz dBc/Hz dBc/Hz
Unmodulated carrier At 1 MHz offset from carrier At 2 MHz offset from carrier At 3 MHz offset from carrier At 5 MHz offset from carrier
PLL loop bandwidth PLL lock time
50 192
kHz s The startup time from the crystal oscillator is running and RX / TX turnaround time
Digital Inputs/Outputs
Signal levels are referred to the voltage level at pin DVDD3.3 0 0.3* DVDD V
Logic "0" input voltage
Logic "1" input voltage
0.7* DVDD
DVDD
V
Chipcon AS SmartRF(R) CC2420 Preliminary Datasheet (rev 1.2), 2004-06-09
Page 11 of 87
SmartRF (R) CC2420
Parameter Logic "0" output voltage Min. 0 Typ. Max. 0.4 Unit V Condition / Note Output current -8 mA, 3.3 V supply voltage Output current 8 mA, 3.3 V supply voltage Input signal equals GND Logic "1" output voltage 2.5 VDD V
Logic "0" input current
NA
-1
A
Logic "1" input current
NA
1
A
Input signal equals VDD
FIFO setup time
20
ns
TX un-buffered mode, minimum time FIFO must be ready before the positive edge of FIFOP TX un-buffered mode, minimum time FIFO must be held after the positive edge of FIFOP
FIFO hold time
10
ns
Serial interface pins (SCLK, SI, SO and CSn) timing specification
See Table 4 on page 26
Voltage Regulator
Note that the internal voltage regulator can only supply CC2420 and no external circuitry. 2.1 3.0 3.6 V On the VREG_IN pin
Input Voltage
Output Voltage
1.7
1.8
1.9
V
On the VREG_OUT pin
Quiescent current
13
20
29
A
No current drawn from the VREG_OUT pin. Min and max numbers include 2.1 through 3.6 V input voltage
Startup time
0.3
0.6
ms
Battery Monitor
Current consumption
6
30
90
A
When enabled
Startup time
100
s
Voltage regulator already enabled
Settling time
2
s
New toggle voltage programmed
Step size
50
mV
Hysteresis
10
mV
Absolute accuracy
-80
80
mV
May be software calibrated for known reference voltage
Chipcon AS SmartRF(R) CC2420 Preliminary Datasheet (rev 1.2), 2004-06-09
Page 12 of 87
SmartRF (R) CC2420
Parameter Relative accuracy Min. -50 Typ. Max. 50 Unit mV Condition / Note Power Supply Current consumption in different modes (see Figure 24, page 43) Voltage regulator off (OFF) Power Down mode (PD) Idle mode (IDLE) Current Consumption, receive mode Current Consumption, transmit mode: P = -25 dBm P = -15 dBm P = -10 dBm P = -5 dBm P = 0 dBm 8.5 9.9 11 14 17.4 mA mA mA mA mA The output power is delivered differentially to a 50 singled ended load through a balun, see also page 53. 1 20 426 19.7 A A A mA Current drawn from VREG_IN, through voltage regulator Voltage regulator off Voltage regulator on Including crystal oscillator and voltage regulator
Chipcon AS SmartRF(R) CC2420 Preliminary Datasheet (rev 1.2), 2004-06-09
Page 13 of 87
SmartRF (R) CC2420
Pin Assignment
AVDD_XOSC16 37 36 35 34 33
XOSC16_Q1 39
AVDD_CHP
R_BIAS
VREG_IN
48
47
46
45
44
43
42
41
40
VCO_GUARD AVDD_VCO AVDD_PRE AVDD_RF1 GND RF_P TXRX_SWITCH RF_N GND AVDD_SW NC NC
1 2 3 4 5 6 7 8 9 10 11 12 13 NC 24 14 AVDD_RF2 18 20 21 22 23 15 AVDD_IF2 16 17 19
38
XOSC16_Q2
VREG_OUT
VREG_EN
AVDD_IF1
ATEST1
ATEST2
NC
NC DVDD_RAM SO SI SCLK CSn FIFO FIFOP CCA SFD DVDD1.8 DVDD3.3
CC2420
QLP48 7x7
32 31 30 29 28 27 26 25
DVDD_ADC
DGND_GUARD
DGND
DSUB_PADS
DSUB_CORE
AVDD_ADC
DGUARD
RESETn
Figure 1. CC2420 Pinout - Top View
NC
AGND Exposed die attach pad
Pin 1 2 3 4 5 6 7 8 9 10 11 12 13
Pin Name AGND VCO_GUARD AVDD_VCO AVDD_PRE AVDD_RF1 GND RF_P TXRX_SWITCH
Pin type Ground (analog) Power (analog) Power (analog) Power (analog) Power (analog) Ground (analog) RF I/O Power (analog) RF I/O Ground (analog) Power (analog) -
Pin Description Exposed die attach pad. Must be connected to solid ground plane Connection of guard ring for VCO (to AVDD) shielding 1.8 V Power supply for VCO 1.8 V Power supply for Prescaler 1.8 V Power supply for RF front-end Grounded pin for RF shielding Positive RF input/output signal to LNA/from PA in receive/transmit mode Common supply connection for integrated RF front-end. Must be connected to RF_P and RF_N externally through a DC path Negative RF input/output signal to LNA/from PA in receive/transmit mode Grounded pin for RF shielding 1.8 V Power supply for LNA / PA switch Not Connect Not Connect Not Connect
RF_N GND AVDD_SW NC NC NC
Chipcon AS SmartRF(R) CC2420 Preliminary Datasheet (rev 1.2), 2004-06-09
Page 14 of 87
SmartRF (R) CC2420
Pin 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 NOTES: The exposed die attach pad must be connected to a solid ground plane as this is the main ground connection for the chip. Note that digital inputs SCLK, SI and CSn are high-impedance inputs (no internal pull-up) and should have external pull-ups if not driven. SO is high-impedance when CSn is high. An external pull-up should be used at SO to prevent floating input at microcontroller. Pin Name AVDD_RF2 AVDD_IF2 NC AVDD_ADC DVDD_ADC DGND_GUARD DGUARD RESETn DGND DSUB_PADS DSUB_CORE DVDD3.3 DVDD1.8 SFD CCA FIFOP FIFO CSn SCLK SI SO DVDD_RAM NC AVDD_XOSC16 XOSC16_Q2 XOSC16_Q1 NC VREG_EN VREG_OUT VREG_IN AVDD_IF1 R_BIAS ATEST2 ATEST1 AVDD_CHP Pin type Power (analog) Power (analog) Power (analog) Power (digital) Ground (digital) Power (digital) Digital Input Ground (digital) Ground (digital) Ground (digital) Power (digital) Power (digital) Digital output Digital output Digital output Digital I/O Digital input Digital input Digital input Digital output (tristate) Power (digital) Power (analog) Analog I/O Analog I/O Digital input Power output Power (analog) Power (analog) Analog output Analog I/O Analog I/O Power (analog) Pin Description 1.8 V Power supply for receive and transmit mixers 1.8 V Power supply for transmit / receive IF chain Not Connect 1.8 V Power supply for analog parts of ADCs and DACs 1.8 V Power supply for digital parts of receive ADCs Ground connection for digital noise isolation 1.8 V Power supply connection for digital noise isolation Asynchronous, active low digital reset Ground connection for digital core and pads Substrate connection for digital pads Substrate connection for digital modules 3.3 V Power supply for digital I/Os 1.8 V Power supply for digital core SFD (Start of Frame Delimiter) / digital mux output CCA (Clear Channel Assessment) / digital mux output High when number of bytes in FIFO exceeds threshold / serial RF clock output in test mode High when data in FIFO / serial RF data input / output in test mode SPI Chip select, active low SPI Clock input, up to 10 MHz SPI Slave Input. Sampled on the positive edge of SCLK SPI Slave Output. Updated on the negative edge of SCLK. Tristate when CSn high. 1.8 V Power supply for digital RAM Not Connect 1.8 V crystal oscillator power supply 16 MHz Crystal oscillator pin 2 16 MHz Crystal oscillator pin 1 or external clock input Not Connect Voltage regulator enable, active high, held at VREG_IN voltage level when active Voltage regulator 1.8 V power supply output Voltage regulator 2.1 to 3.6 V power supply input 1.8 V Power supply for transmit / receive IF chain External precision resistor, 43 k, 1 % Analog test I/O for prototype and production testing Analog test I/O for prototype and production testing 1.8 V Power supply for phase detector and charge pump
Chipcon AS SmartRF(R) CC2420 Preliminary Datasheet (rev 1.2), 2004-06-09
Page 15 of 87
SmartRF (R) CC2420
Circuit Description
AUTOMATIC GAIN CONTROL
ADC
LNA
DIGITAL DEMODULATOR
- Digital RSSI - Gain Control - Image Suppression - Channel Filtering - Demodulation - Frame synchronization
Serial voltage regulator
ADC
TX/RX CONTROL
CC2420
Power Control
0 90
FREQ SYNTH
TX POWER CONTROL
DIGITAL INTERFACE WITH FIFO BUFFERS, CRC AND ENCRYPTION
DAC
PA
DIGITAL MODULATOR
- Data spreading - Modulation
DAC
Digital and Analog test interface
XOSC
On-chip BIAS
R
16 MHz
Figure 2. CC2420 simplified block diagram
A simplified block diagram of CC2420 is shown in Figure 2. The CC2420 transmitter is based on direct up-conversion. The data is buffered in a 128 byte transmit FIFO (separate from the receive FIFO). The preamble and start of frame delimiter are generated by hardware. Each symbol (4 bits) is spread using the IEEE 802.15.4 spreading sequence to 32 chips and output to the digital-to-analog converters (DACs). An analog lowpass filter passes the signal to the quadrature (I and Q) upconversion mixers. The RF signal is amplified in the power amplifier (PA) and fed to the antenna. The internal T/R switch circuitry makes the antenna interface and matching easy. The RF connection is differential. A balun may be used for single-ended antennas. The biasing of the PA and LNA is done by connecting TXRX_SWITCH to RF_P and RF_N through an external DC path. The frequency synthesizer includes a completely on-chip LC VCO and a 90
Page 16 of 87
CC2420 features a low-IF receiver. The
received RF signal is amplified by the lownoise amplifier (LNA) and down-converted in quadrature (I and Q) to the intermediate frequency (IF). At IF (2 MHz), the complex I/Q signal is filtered and amplified, and then digitized by the ADCs. Automatic gain control, final channel filtering, despreading, symbol correlation and byte synchronisation are performed digitally. When the SFD pin goes high, this indicates that a start of frame delimiter has been detected. CC2420 buffers the received data in a 128 byte receive FIFO. The user may read the FIFO through an SPI interface. CRC is verified in hardware. RSSI and correlation values are appended to the frame. CCA is available on a pin in receive mode. Serial (unbuffered) data modes are also available for test purposes.
Chipcon AS SmartRF(R) CC2420 Preliminary Datasheet (rev 1.2), 2004-06-09
Serial microcontroller interface
SmartRF (R)
CONTROL LOGIC
SmartRF (R) CC2420
degrees phase splitter for generating the I and Q LO signals to the down-conversion mixers in receive mode and up-conversion mixers in transmit mode. The VCO operates in the frequency range 4800 - 4966 MHz, and the frequency is divided by two when split in I and Q. A crystal must be connected to XOSC16_Q1 and XOSC16_Q2 and provides the reference frequency for the synthesizer. A digital lock signal is available from the PLL. The digital baseband includes support for frame handling, address recognition, data buffering and MAC security. The 4-wire SPI serial interface is used for configuration and data buffering. An on-chip voltage regulator delivers the regulated 1.8 V supply voltage. The voltage regulator may be enabled / disabled through a separate pin. A battery monitor may optionally be used to monitor the unregulated power supply voltage. The battery monitor is configurable through the SPI interface.
Chipcon AS SmartRF(R) CC2420 Preliminary Datasheet (rev 1.2), 2004-06-09
Page 17 of 87
SmartRF (R) CC2420
Application Circuit
Few external components are required for the operation of CC2420. A typical application circuit is shown in Figure 3. The external components are described in Table 1 and typical values are given in Table 2. hence bias is provided without degradation in antenna performance. A 27 nH series inductor may be connected to the TXRX_SWITCH pin to improve the transmitted EVM, but is not necessary to comply with the requirements in [1].
Input / output matching
The RF input/output is high impedance and differential. The optimum differential load for the RF port is 115+j180 . When using an unbalanced antenna such as a monopole, a balun should be used in order to optimise performance. The balun can be implemented using low-cost discrete inductors and capacitors. The balun consists of C61, C62, C71, C81, L61, L62 and L81, and will match the RF input/output to 50 , see Figure 3. L61 and L62 also provide DC biasing of the LNA/PA input/output. An internal T/R switch circuit is used to switch between the LNA and the PA. See Input/output matching section on page 53 for more details. If a balanced antenna such as a folded dipole is used, the balun can be omitted. If the antenna also provides a DC path from TXRX_SWITCH pin to the RF pins, inductors are not needed for DC bias. Figure 4 shows a suggested application circuit using a differential antenna. The antenna type is a standard folded dipole. The dipole has a virtual ground point;
Bias resistor
The bias resistor R451 is used to set an accurate bias current.
Crystal
An external crystal with two loading capacitors (C381 and C391) is used for the crystal oscillator. See page 52 for details.
Voltage regulator
The on chip voltage regulator supplies all 1.8 V power supply inputs. C42 is required for stability of the regulator. A series resistor may be used to comply with the ESR requirement.
Power supply decoupling and filtering
Proper power supply decoupling must be used for optimum performance. The placement and size of the decoupling capacitors and the power supply filtering are very important to achieve the best performance in an application. Chipcon provides a compact reference design that should be followed very closely.
Chipcon AS SmartRF(R) CC2420 Preliminary Datasheet (rev 1.2), 2004-06-09
Page 18 of 87
SmartRF (R) CC2420
Ref C42 C61 C62 C71 C81 C381 C391 L61 L62 L81 R451 XTAL Description Voltage regulator load capacitance Discrete balun and match, see page 53 DC block to antenna and match Front-end bias decoupling and match, see page 53 Discrete balun and match, see page 53 16MHz crystal load capacitor, see page 52 16MHz crystal load capacitor, see page 52 DC bias and match, see page 53 DC bias and match, see page 53 Discrete balun and match, see page 53 Precision resistor for current reference generator 16MHz crystal, see page 52
Table 1. Overview of external components
3.3 V Power supply C391 R451 C42 XTAL C381
1 VCO_GUARD 2 AVDD_VCO
AVDD_XOSC16 37
AVDD_CHP 48
ATEST1 47
ATEST2 46
R_BIAS 45
AVDD_IF1 44
VREG_IN 43
VREG_OUT 42
VREG_EN 41
NC 40
XOSC16_Q1 39
XOSC16_Q2 38
NC 36
DVDD_RAM 35 SO 34 SI 33
Antenna (50 Ohm) C61 L62
3 4 5
AVDD_PRE AVDD_RF1 GND RF_P TXRX_SWITCH RF_N GND
CC2420
Transceiver
QLP48 RF 7x7
SCLK 32 CSn 31 FIFO 30 FIFOP 29 CCA 28 SFD 27 DVDD1.8 26
C62
C71
L61
6 7 8
L81 C81
9
10 AVDD_SW 11 NC
12 NC
DVDD3.3 25
Figure 3. Typical application circuit with discrete balun for single-ended operation
Chipcon AS SmartRF(R) CC2420 Preliminary Datasheet (rev 1.2), 2004-06-09
Page 19 of 87
Digital Inteface
DGND_GUARD 19
DSUB_PADS 23
DSUB_CORE 24
AVDD_RF2 14
AVDD_IF2 15
AVDD_ADC 17
DVDD_ADC 18
RESETn 21
DGUARD 20
DGND 22
NC 13
NC 16
SmartRF (R) CC2420
3.3 V Power supply C391 R451 C42 XTAL C381
1 VCO_GUARD 2 AVDD_VCO 3 4 5 AVDD_PRE AVDD_RF1 GND RF_P TXRX_SWITCH RF_N GND
AVDD_XOSC16 37
AVDD_CHP 48
ATEST1 47
ATEST2 46
R_BIAS 45
AVDD_IF1 44
VREG_IN 43
VREG_OUT 42
VREG_EN 41
NC 40
XOSC16_Q1 39
XOSC16_Q2 38
NC 36
DVDD_RAM 35 SO 34 SI 33
CC2420
Transceiver
QLP48 RF 7x7
SCLK 32 CSn 31 FIFO 30 FIFOP 29 CCA 28 SFD 27 DVDD1.8 26
8 9
10 AVDD_SW 11 NC
12 NC
DVDD3.3 25
Figure 4. Suggested application circuit with differential antenna (folded dipole)
Chipcon AS SmartRF(R) CC2420 Preliminary Datasheet (rev 1.2), 2004-06-09
Page 20 of 87
Digital Inteface
Folded dipole antenna
L61
6 7
DGND_GUARD 19
DSUB_PADS 23
DSUB_CORE 24
AVDD_RF2 14
AVDD_IF2 15
AVDD_ADC 17
DVDD_ADC 18
RESETn 21
DGUARD 20
DGND 22
NC 13
NC 16
SmartRF (R) CC2420
Item C42 C61 C62 C71 C81 C381 C391 L61 L62 L81 R451 XTAL Single ended output, discrete balun 10 F, 0.5 < ESR < 5 0.5 pF, +/- 0.25pF, NP0, 0402 5.6 pF, +/- 0.25pF, NP0, 0402 5.6 pF, 10%, X5R, 0402 0.5 pF, +/- 0.25pF, NP0, 0402 22 pF, 5%, NP0, 0402 22 pF, 5%, NP0, 0402 7.5 nH, 5%, Monolithic/multilayer, 0402 5.6 nH, 5%, Monolithic/multilayer, 0402 7.5 nH, 5%, Monolithic/multilayer, 0402 43 k, 1%, 0402 16 MHz crystal, 16 pF load (CL), ESR < 60 Differential antenna 10 F, 0.5 < ESR < 5 Not used Not used 5.6 pF, 10%, X5R, 0402 Not used 27 pF, 5%, NP0, 0402 27 pF, 5%, NP0, 0402 27 nH, 5%, Monolithic/multilayer, 0402 Not used Not used 43 k, 1%, 0402 16 MHz crystal, 16 pF load (CL), ESR < 60
Table 2. Bill of materials for the application circuits
Chipcon AS SmartRF(R) CC2420 Preliminary Datasheet (rev 1.2), 2004-06-09
Page 21 of 87
SmartRF (R) CC2420
IEEE 802.15.4 Modulation Format
This section is meant as an introduction to the 2.4 GHz direct sequence spread spectrum (DSSS) RF modulation format defined in IEEE 802.15.4. For a complete description, please refer to [1]. The modulation and spreading functions are illustrated at block level in Figure 5 [1]. Each byte is divided into two symbols, 4 bits each. The least significant symbol is transmitted first. For multi-byte fields, the least significant byte is transmitted first, except for security related fields where the most significant byte it transmitted first. Each symbol is mapped to one out of 16 pseudo-random sequences, 32 chips each. The symbol to chip mapping is shown in Table 3. The chip sequence is then transmitted at 2 MChips/s, with the least significant chip (C0) transmitted first for each symbol.
Transmitted bit-stream (LSB first)
Bit-toSymbol
Symbolto-Chip
O-QPSK Modulator
Modulated Signal
Figure 5. Modulation and spreading functions [1]
Symbol 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
Chip sequence (C0, C1, C2, ... , C31) 11011001110000110101001000101110 11101101100111000011010100100010 00101110110110011100001101010010 00100010111011011001110000110101 01010010001011101101100111000011 00110101001000101110110110011100 11000011010100100010111011011001 10011100001101010010001011101101 10001100100101100000011101111011 10111000110010010110000001110111 01111011100011001001011000000111 01110111101110001100100101100000 00000111011110111000110010010110 01100000011101111011100011001001 10010110000001110111101110001100 11001001011000000111011110111000
Table 3. IEEE 802.15.4 symbol-to-chip mapping [1]
The modulation format is Offset - Quadrature Phase Shift Keying (O-QPSK) with half-sine chip shaping. This is equivalent to MSK modulation. Each chip is shaped as a half-sine, transmitted alternately in the I and Q channels with one half chip period offset. This is illustrated for the zero-symbol in Figure 6.
Chipcon AS SmartRF(R) CC2420 Preliminary Datasheet (rev 1.2), 2004-06-09
Page 22 of 87
SmartRF (R) CC2420
TC I-phase Q-phase
1 0 1 0 1 0 0 1 0 0 0 1 0 1 1 1
1
1
0
1
1
0
0
1
1
1
0
0
0
0
1
0
2TC
Figure 6. I / Q Phases when transmitting a zero-symbol chip sequence, TC = 0.5 s
Configuration Overview
CC2420 can be configured to achieve the
best performance for different applications. Through the programmable configuration registers the following key parameters can be programmed: * * * Receive / transmit mode RF channel selection RF output power * * * * * Power-down / power-up mode Crystal oscillator power-up / power down Clear Channel Assessment mode Packet handling hardware support Encryption / Authentication modes
Chipcon AS SmartRF(R) CC2420 Preliminary Datasheet (rev 1.2), 2004-06-09
Page 23 of 87
SmartRF (R) CC2420
Evaluation Software
Chipcon provides users of CC2420 with a software program, SmartRF(R) Studio (Windows interface) which may be used for radio performance and functionality evaluation. Figure 7 shows the user interface of the CC2420 configuration software.
Figure 7. SmartRF Studio user interface
Chipcon AS SmartRF(R) CC2420 Preliminary Datasheet (rev 1.2), 2004-06-09
Page 24 of 87
SmartRF (R) CC2420
4-wire Serial Configuration and Data Interface
CC2420 is configured via a simple 4-wire
SPI-compatible interface (pins SI, SO, SCLK and CSn) where CC2420 is the slave. This interface is also used to read and write buffered data (see page 37). All address and data transfer on the SPI interface is done most significant bit first. The configuration registers can also be read by the microcontroller via the same configuration interface. The R/W bit must be set high to initiate the data read-back. CC2420 then returns the data from the addressed register on the 16 clock cycles following the register address. The SO pin is used as the data output and must be configured as an input by the microcontroller. The timing for the programming is also shown in Figure 8 with reference to Table 4. The clocking of the data on SI into the CC2420 is done on the positive edge of SCLK. When the last bit, D0, of the 16 data-bits has been written, the data word is loaded in the internal configuration register. Multiple registers may be written without releasing CSn, as described in the Multiple SPI access section on page 29. The register data will be retained during power down mode, but not when the power-supply is turned off (e.g. by disabling the voltage regulator using the VREG_EN pin). The registers can be programmed in any order.
Register access
There are 33 16-bit configuration and status registers, 15 command strobe registers, and two 8-bit registers to access the separate transmit and receive FIFOs. Each of the 50 registers is addressed by a 6-bit address. The RAM/Register bit (bit 7) must be cleared for register access. The Read/Write bit (bit 6) selects a read or a write operation and makes up the 8-bit address field together with the 6-bit address. In each register read or write cycle, 24 bits are sent on the SI-line. The CSn pin (Chip Select, active low) must be kept low during this transfer. The bit to be sent first is the RAM/Register bit (set to 0 for register access), followed by the R/W bit (0 for write, 1 for read). The following 6 bits are the address-bits (A5:0). A5 is the most significant bit of the address and is sent first. The 16 data-bits are then transferred (D15:0), also MSB first. See Figure 8 for an illustration.
Chipcon AS SmartRF(R) CC2420 Preliminary Datasheet (rev 1.2), 2004-06-09
Page 25 of 87
SmartRF (R) CC2420
tsp tch tcl tsd thd tns
SCLK CSn Write to register / RXFIFO: SI SO 0
S7 0 S6 A5 S5 A4 S4 A3 S3 A2 S2 A1 S1 A0 S0 X DW 15 DW 14 DW 13 DW 12 DW11 DW 10 DW9 DW 8 X X DW 7 DW 6 DW 5 DW 4 DW3 DW2 DW1 DW0 X
Write to TXFIFO: SI SO 0
S7 0 S6 A5 S5 A4 S4 A3 S3 A2 S2 A1 S1 A0 S0 X DW 7 S7 DW 6 S6 DW5 S5 DW4 S4 DW3 S3 DW2 S2 DW1 S1 DW 0 S0 X DW 7 S7 DW 6 S6 DW 5 S5 DW 4 S4 DW3 S3 DW2 S2 DW1 S1 DW0 S0 X S7
Read from register / RXFIFO: SI SO 0
S7 1 S6 A5 S5 A4 S4 A3 S3 A2 S2 A1 S1 A0 S0 DR15 DR14 DR13 DR12 DR11 DR10 DR9 DR8 X DR7 DR6 DR5 DR4 DR3 DR2 DR1 DR0 DR15
Read and write one byte to RAM: (multiple read / writes also possible) SI SO 1
S7 A6 S6 A5 S5 A4 S4 A3 S3 A2 S2 A1 S1 A0 S0 X B1 B0 0 X X X X X X X DW 7 DR7 DW 6 DR6 DW 5 DR5 DW 4 DR4 DW3 DR3 DW2 DR2 DW1 DR1 DW0 DR0 X DR7
Read one byte from RAM: (multiple reads also possible) SI SO 1
S7 A6 S6 A5 S5 A4 S4 A3 S3 A2 S2 A1 S1 A0 S0 X B1 B0 1 X X X X X X DR7 DR6 DR5 DR4 X DR3 DR2 DR1 DR0 DR7
Figure 8. SPI timing diagram
Parameter Symbol Min Max Units Conditions
SCLK, clock frequency SCLK low pulse duration SCLK high pulse duration CSn setup time CSn hold time SI setup time
FSCLK
10
MHz
tcl
25
ns
The minimum time SCLK must be low.
tch
25
ns
The minimum time SCLK must be high.
tsp
25
ns
The minimum time CSn must be low before the first positive edge of SCLK. The minimum time CSn must be held low after the last negative edge of SCLK. The minimum time data on SI must be ready before the positive edge of SCLK. The minimum time data must be held at SI, after the positive edge of SCLK. The maximum rise time for SCLK and CSn The maximum fall time for SCLK and CSn
tns tsd
25 25
ns ns
SI hold time Rise time Fall time
thd trise tfall
25 100 100
ns ns ns
Note: The set-up- and hold-times refer to 50% of VDD.
Table 4. SPI timing specification
Status byte
During transfer of the register access byte, command strobes, the first RAM address byte and data transfer to the TXFIFO, the CC2420 status byte is returned on the SO
pin. The status byte contains 6 status bits which are described in Table 5. Issuing a SNOP (no operation) command strobe may be used to read the status byte. It may also be read during access to
Chipcon AS SmartRF(R) CC2420 Preliminary Datasheet (rev 1.2), 2004-06-09
Page 26 of 87
SmartRF (R) CC2420
chip functions such as register or FIFO access.
Bit # 7 6 Name Description Reserved, ignore value Indicates whether the 16 MHz oscillator is running or not 0 : The 16 MHz crystal oscillator is not running 1 : The 16 MHz crystal oscillator is running 5
XOSC16M_STABLE
TX_UNDERFLOW
Indicates whether an FIFO underflow has occurred during transmission. Must be cleared manually with a SFLUSHTX command strobe. 0 : No underflow has occurred 1 : An underflow has occurred
4
ENC_BUSY
Indicates whether the encryption module is busy 0 : Encryption module is idle 1 : Encryption module is busy
3
TX_ACTIVE
Indicates whether RF transmission is active 0 : RF Transmission is idle 1 : RF Transmission is active
2
LOCK
Indicates whether the frequency synthesizer PLL is in lock or not 0 : The PLL is out of lock 1 : The PLL is in lock
1
RSSI_VALID
Indicates whether the RSSI value is valid or not. 0 : The RSSI value is not valid 1 : The RSSI value is valid, always true when reception has been enabled at least 8 symbol periods (128 us)
0
-
Reserved, ignore value
Table 5. Status byte returned during address transfer and TXFIFO writing
R/W bit (set to 0) and the 6 address bits (in the range 0x00 through 0x0E) are written. A command strobe may be followed by any other SPI access without pulling CSn high, and is executed on the last falling edge on SCLK.
Command strobes
Command strobes may be viewed as single byte instructions to CC2420. By addressing a command strobe register internal sequences will be started. These commands must be used to enable the crystal oscillator, enable receive mode, start decryption etc. All 15 command strobes are listed in Table 11 on page 61. When the crystal oscillator is disabled (Power Down state in Figure 24 on page 43), only the SXOSCON command strobe may be used. All other command strobes will be ignored and will have no effect. The crystal oscillator must stabilise (see the XOSC16M_STABLE status bit in Table 5) before other command strobes are accepted. The command strobe register is accessed in the same way as for a register write operation, but no data is transferred. That is, only the RAM/Register bit (set to 0),
RAM access
The internal 368 byte RAM may be accessed through the SPI interface. Single or multiple bytes may be read or written sending the address part (2 bytes) only once. The address is then automatically incremented by the CC2420 hardware for each new byte. Data is read and written one byte at a time, unlike register access where 2 bytes are always required after each address byte. The crystal oscillator must be running when accessing the RAM. The RAM/Register bit must be set high to enable RAM access. The 9 bit RAM
Page 27 of 87
Chipcon AS SmartRF(R) CC2420 Preliminary Datasheet (rev 1.2), 2004-06-09
SmartRF (R) CC2420
address consists of two parts, B1:0 (MSB) selecting one of the three memory banks and A6:0 (LSB) selecting the address within the selected bank. The RAM is divided into three memory banks: TXFIFO (bank 0), RXFIFO (bank 1) and security (bank 2). The FIFO banks are 128 bytes each, while the security bank is 112 bytes. A6:0 is transmitted directly after the RAM/Register bit as shown in Figure 8. For RAM access, a second byte is also required before the data transfer. This byte contains B1:0 in bits 7 and 6, followed by the R/W bit (0 for read+write, 1 for read). Bits 4 through 0 are don't care as shown in Figure 8. For RAM write, data to be written must be input on the SI pin directly after the second address byte. RAM data read is
CSn: Command strobe: Multiple command strobes: Read or write a whole register (16 bit): Read 8 MSB of a register: Multiple register read or write Read or write n bytes from/to RF FIFO: Read or write n bytes from/to RAM: ADDR ADDR ADDR ADDR ADDR ADDRFIFO ADDR DATA8MSB DATA8MSB DATA8MSB DATAbyte0 DATA8LSB DATAbyte1 ADDR DATAbyte2 DATA8MSB DATAbyte3 ... ... ADDR DATA8MSB DATA8LSB ADDR DATA8LSB ... ... ADDR ADDR
output on the SO pin simultaneously, but may be ignored by the user if only writing is of interest. For RAM read, the selected byte(s) are output on the SO pin directly after the second address byte. See Figure 9 for an illustration on how multiple RAM bytes may be read or written in one operation. The RAM memory space is shown in Table 6. As with register data, data stored in RAM will be retained during power down mode, but not when the power-supply is turned off (e.g. by disabling the voltage regulator using the VREG_EN pin).
DATAbyte n-3 DATAbyte n-2 DATAbyte n-1 DATAADDR+n
ADDRLRAM ADDRHRAM DATAADDR DATAADDR+1 DATAADDR+2 ...
Note:
FIFO and RAM access must be terminated with setting the CSn pin high. Command strobes and register access may be followed by any other access, since they are completed on the last negative edge on SCLK. They may however also be terminated with setting CSn high, if desirable, e.g. for reading only 8 bits from a configuration register.
Figure 9. Configuration registers write and read operations via SPI
Chipcon AS SmartRF(R) CC2420 Preliminary Datasheet (rev 1.2), 2004-06-09
Page 28 of 87
SmartRF (R) CC2420
Address 0x16F - 0x16C 0x16B - 0x16A 0x169 - 0x168 0x167 - 0x160 0x15F - 0x150 0x14F - 0x140 0x13F - 0x130 0x12F - 0x120 0x11F - 0x110 0x10F - 0x100 0x0FF - 0x080 0x07F - 0x000 Byte Ordering MSB LSB MSB LSB MSB LSB MSB LSB MSB (Flags) LSB MSB LSB MSB LSB MSB (Flags) LSB MSB LSB MSB LSB MSB LSB Name SHORTADR PANID IEEEADR CBCSTATE TXNONCE / TXCTR KEY1 SABUF RXNONCE / RXCTR KEY0 RXFIFO TXFIFO Description Not used 16-bit Short address, used for address recognition. 16-bit PAN identifier, used for address recognition. 64-bit IEEE address of current node, used for address recognition. Temporary storage for CBC-MAC calculations Transmitter nonce for in-line authentication and transmitter counter for in-line encryption. Encryption key 1 Stand-alone encryption buffer, for plaintext input and ciphertext output Receiver nonce for in-line authentication or receiver counter for in-line decryption. Encryption key 0 128 bytes receive FIFO 128 bytes transmit FIFO
Table 6. CC2420 RAM Memory Space
FIFO access can only be terminated by setting the CSn pin high once it has been started. The FIFO and FIFOP pins also provide additional information on the data in the receive FIFO, as will be described in the Microcontroller Interface and Pin Description section on page 30. Note that the FIFO and FIFOP pins only apply to the RXFIFO. The TXFIFO has its underflow flag in the status byte. The TXFIFO may be flushed by issuing a SFLUSHTX command strobe. Similarly, a SFLUSHRX command strobe will flush the receive FIFO.
FIFO access
The TXFIFO and RXFIFO may be accessed through the TXFIFO (0x3E) and RXFIFO (0x3F) registers. The TXFIFO is write only, but may be read back using RAM access as described in the previous section. Data is read and written one byte at a time, as with RAM access. The RXFIFO is both writeable and readable. Writing to the RXFIFO should however only be done for debugging or for using the RXFIFO for security operations (decryption / authentication). The crystal oscillator must be running when accessing the FIFOs. When writing to the TXFIFO, the status byte (see Table 5) is output for each new data byte on SO, as shown in Figure 8. This could be used to detect TXFIFO underflow (see section RF Data Buffering section on page 37) while writing data to the TXFIFO. Multiple FIFO bytes may be accessed in one operation, as with the RAM access.
Multiple SPI access
Register access, command strobes, FIFO access and RAM access may be issued continuously without setting CSn high. E.g. the user may issue a command strobe, a register write and writing 3 bytes to the TXFIFO in one operation, as illustrated in Figure 10. The only exception
Chipcon AS SmartRF(R) CC2420 Preliminary Datasheet (rev 1.2), 2004-06-09
Page 29 of 87
SmartRF (R) CC2420
is that FIFO and RAM access must be terminated by setting CSn high.
CSn SI SO ADDR Status Command Strobe ADDR Status DATA8MSB Register Read DATA8LSB ADDRTXFIFO DATAADDR DATAADDR+1 DATAADDR+2 Status Status Status Status
TXFIFO Write
Figure 10. Multiple SPI Access Example
Microcontroller Interface and Pin Description
When used in a typical system, CC2420 will interface to a microcontroller. This microcontroller must be able to: * Program CC2420 into different modes, read and write buffered data, and read back status information via the 4-wire SPI-bus configuration interface (SI, SO, SCLK and CSn). * Interface to the receive and transmit FIFOs using the FIFO and FIFOP status pins. * Interface to the CCA pin for clear channel assessment. * Interface to the SFD pin for timing information (particularly for beaconing networks). configuration interface (SI, SO, SCLK and CSn). SO should be connected to an input at the microcontroller. SI, SCLK and CSn must be microcontroller outputs. Preferably the microcontroller should have a hardware SPI interface. The microcontroller pins connected to SI, SO and SCLK can be shared with other SPI-interface devices. SO is a high impedance output as long as CSn is not activated (active low). CSn should have an external pull-up resistor or be set to a high level when the voltage regulator is turned off in order to prevent the input from floating. SI and SCLK should be set to a defined level to prevent the inputs from floating.
Configuration interface
A CC2420 to microcontroller interface example is shown in Figure 11. The microcontroller uses 4 I/O pins for the SPI
Chipcon AS SmartRF(R) CC2420 Preliminary Datasheet (rev 1.2), 2004-06-09
Page 30 of 87
SmartRF (R) CC2420
CC2420
FIFO FIFOP CCA SFD GIO0 Interrupt GIO1 Timer Capture C
CSn SI SO SCLK
GIO2 MOSI MISO SCLK
Figure 11. Microcontroller interface example
Receive mode
In receive mode, the SFD pin goes high after the start of frame delimiter (SFD) field has been completely received. If address recognition is disabled or is successful, the SFD pin goes low again only after the last byte of the MPDU has been received. If the received frame fails address recognition, the SFD pin goes low immediately. This is illustrated in Figure 12. The FIFO pin is high when there is one or more data bytes in the RXFIFO. The first byte to be stored in the RXFIFO is the length field of the received frame, i.e. the FIFO pin is set high when the length field is written to the RXFIFO. The FIFO pin then remains high until the RXFIFO is empty. If a previously received frame is completely or partially inside the RXFIFO, the FIFO pin will remain high until the RXFIFO is empty. The FIFOP pin is high when the number of unread bytes in the RXFIFO exceeds the threshold programmed into IOCFG0.FIFOP_THR. When address recognition is enabled the FIFOP pin will not go high until the incoming frame passes address recognition, even if the number of bytes in the RXFIFO exceeds the programmed threshold. The FIFOP pin will also go high when the last byte of a new packet is received, even
if the threshold is not exceeded. If so the FIFOP pin will go back to low once one byte has been read out of the RXFIFO. When address recognition is enabled, data should not be read out of the RXFIFO before the address is completely received, since the frame may be automatically flushed by CC2420 if it fails address recognition. This may be handled by using the FIFOP pin, since this pin does not go high until the frame passes address recognition. Figure 13 shows an example of pin activity when reading a packet from the RXFIFO. In this example, the packet size is 8 bytes, IOCFG0.FIFOP_THR = 3 and MODEMCTRL0.AUTOCRC is set. The length will be 8 bytes, RSSI will contain the average RSSI level during receiving of the packet and FCS/corr contain information of FCS check result and the correlation levels.
RXFIFO overflow
The RXFIFO can only contain a maximum of 128 bytes at a given time. This may be divided between multiple frames, as long as the total number of bytes is 128 or less. If an overflow occurs in the RXFIFO, this is signalled to the microcontroller by setting the FIFO pin low while the FIFOP pin is high. Data already in the RXFIFO will not be affected by the overflow, i.e. frames already received may be read out. A SFLUSHRX command strobe is required after a RXFIFO overflow to enable reception of new data. Note that the
Page 31 of 87
Chipcon AS SmartRF(R) CC2420 Preliminary Datasheet (rev 1.2), 2004-06-09
SmartRF (R) CC2420
SFLUSHRX command strobe should be issued twice to ensure that the SFD pin goes back to its idle state. For security enabled frames, the MAC layer must read the source address of the received frame before it can decide which key to use to decrypt or authenticate. This data must therefore not be overwritten even if it has been read out of the RXFIFO by the microcontroller. If the SECCTRL0.RXFIFO_PROTECTION control bit is set, CC2420 also protects the frame header of security enabled frames until decryption has been performed. If no MAC security is used or if it is implemented outside the CC2420, this bit may be cleared to achieve optimal use of the RXFIFO.
S
FD
c te de
d te th ng Le
te by
ive ce re
d
iti cn go re sd es te dr le Ad omp c
on Ud PD eive t M ec as te r Ly b
Data received over RF Address recognition OK SFD Pin FIFO Pin FIFOP Pin, if threshold higher than frame length FIFOP Pin, if threshold lower than frame length
Preamble
SFD
Length
MAC Protocol Data Unit (MPDU) with correct address
Data received over RF Address recognition fails SFD Pin FIFO Pin FIFOP Pin
Preamble
SFD
Length
MAC Protocol Data Unit (MPDU) with wrong address
Figure 12. Pin activity examples during receive
gh f hi r o ns be HR ai m um _T re n P P as IFO FO ng F FI s lo s > a yte b n he w te w by l o st es la go t of FO ou FI ad s re tart s
SCLK SFD CSn SI SO FIFOP FIFO ADDRTXFIFO Status Length PSDU0 PSDU1 PSDU2 PSDU3 PSDU4 PSDU5 RSSI FCS/Corr
Figure 13. Example of pin activity when reading RXFIFO.
Chipcon AS SmartRF(R) CC2420 Preliminary Datasheet (rev 1.2), 2004-06-09
Page 32 of 87
SmartRF (R) CC2420
Transmit mode
During transmit, the FIFO and FIFOP pins are still only related to the RXFIFO. The SFD pin is however active during transmission of a data frame, as shown in Figure 14. The SFD pin goes high when the SFD field has been completely transmitted. It goes low again when the complete MPDU (as defined by the length field) has been transmitted or if an underflow is detected.
m co N XO e ST trob s d an m D ed itt m ns tra
See the RF Data Buffering section on page 37 for more information on TXFIFO underflow. As can be seen from comparing Figure 12 and Figure 14, the SFD pin behaves very similarly during reception and transmission of a data frame. If the SFD pins of the transmitter and the receiver are compared during the transmission of a data frame, a small delay of approximately 2 s can be seen because of bandwidth limitations in both the transmitter and the receiver.
d U itte PD m M ans flow st tr er La yte nd b Xu T or
SF
Data transmitted over RF SFD Pin
Preamble
SFD
Length
MAC Protocol Data Unit (MPDU)
12 symbol periods
Automatically generated preamble and SFD
Data fetched from TXFIFO
CRC generated by CC2420
Figure 14. Pin activity example during transmit
received data frames. The SFD pin will go high when a start of frame delimiter has been completely detected / transmitted. The SFD pin should preferably be connected to a timer capture pin on the microcontroller. For debug purposes, the SFD and CCA pins can be used to monitor several status signals as selected by the IOCFG1 register. See Table 12 and Table 13 for available signals. The polarity of FIFO, FIFOP, SFD and CCA can be controlled by the IOCFG0 register (address 0x1C).
General control and status pins
In receive mode, the FIFOP pin can be used to interrupt the microcontroller when a threshold has been exceeded or a complete frame has been received. This pin should then be connected to a microcontroller interrupt pin. In receive mode, the FIFO pin can be used to detect if there is data at all in the receive FIFO. The SFD pin can be used to extract the timing information of transmitted and
Demodulator, Symbol Synchroniser and Data Decision
The block diagram for the CC2420 demodulator is shown in Figure 15. Channel filtering and frequency offset compensation is performed digitally. The signal level in the channel is estimated to generate the RSSI level (see the RSSI / Energy Detection section on page 47 for more information). Data filtering is also included for enhanced performance. With the 40 ppm frequency accuracy requirement from [1], a compliant receiver must be able to compensate for up to 80 ppm or 200 kHz. The CC2420 demodulator tolerates up to 300 kHz offset without significant degradation of the receiver performance. Soft decision is used at the chip level, i.e. the demodulator does not make a decision for each chip, only for each received symbol. De-spreading is performed using over sampled symbol correlators. Symbol synchronisation is achieved by a
Page 33 of 87
Chipcon AS SmartRF(R) CC2420 Preliminary Datasheet (rev 1.2), 2004-06-09
SmartRF (R) CC2420
continuous start of frame delimiter (SFD) search. When a SFD is detected, data is written to the RXFIFO and may be read out by the microcontroller at a lower bit rate than the 250 kbps generated by the receiver. The CC2420 demodulator also handles symbol rate errors in excess of 120 ppm without performance degradation. Resynchronisation is performed continuously to adjust for error in the incoming symbol rate. The MDMCTRL1.CORR_THR control bits should be written to 20 to set the threshold for detecting IEEE 802.15.4 start of frame delimiters.
I / Q Analog IF signal
ADC
Digital IF Channel Filtering
Frequency Offset Compensation
Digital Data Filtering
Symbol Correlators and Synchronisation
Data Symbol Output
RSSI Generator
RSSI
Average Correlation Value (may be used for LQI)
Figure 15. Demodulator Simplified Block Diagram
Frame Format
CC2420 has hardware support for parts of
the IEEE 802.15.4 frame format. This section gives a brief summary to the IEEE 802.15.4 frame format, and describes how CC2420 is set up to comply with this. Figure 16 [1] shows a schematic view of the IEEE 802.15.4 frame format. Similar figures describing specific frame formats (data frames, beacon frames, acknowledgment frames and MAC command frames) are included in [1].
Bytes: MAC Layer
1 0 to 20 2 Frame Data Address Control Field Sequence Information (FCF) Number MAC Header (MHR)
n Frame payload MAC Payload
2 Frame Check Sequence (FCS) MAC Footer (MFR)
Bytes: PHY Layer
Preamble Sequence
1 1 Start of frame Frame Delimiter Length (SFD) Synchronisation Header PHY Header (SHR) (PHR) 4 11 + (0 to 20) + n PHY Protocol Data Unit (PPDU)
5 + (0 to 20) + n MAC Protocol Data Unit (MPDU) PHY Service Data Unit (PSDU)
Figure 16. Schematic view of the IEEE 802.15.4 Frame Format [1]
Synchronisation header
The synchronisation header (SHR) consists of the preamble sequence
followed by the start of frame delimiter (SFD). In [1], the preamble sequence is defined to be 4 bytes of 0x00. The SFD is one byte, set to 0xA7.
Page 34 of 87
Chipcon AS SmartRF(R) CC2420 Preliminary Datasheet (rev 1.2), 2004-06-09
SmartRF (R) CC2420
In CC2420, the preamble length and SFD is configurable. The default values are compliant with [1]. Changing these values will make the system non-compliant to IEEE 802.15.4. A synchronisation header is always transmitted first in all transmit modes. The preamble sequence length can be set by MDMCTRL0.PREAMBLE_LENGTH, while the SFD is programmed in the SYNCWORD register. SYNCWORD is 2 bytes long, which gives the user some extra flexibility as described below. Figure 17 shows how the CC2420 synchronisation header relates to the IEEE 802.15.4 specification. The programmable preamble length only applies to transmission, it does not affect receive mode. The preamble length should not be set shorter than the default value. Note that 2 of the 8 zero-symbols in the preamble sequence required by [1] are included in the SYNCWORD register so that the CC2420 preamble sequence is only 6 symbols long for compliance with [1]. Two additional zero symbols in SYNCWORD make CC2420 compliant with [1]. In reception, CC2420 synchronises to received zero-symbols and searches for the SFD sequence defined by the SYNCWORD register. The least significant symbols in SYNCWORD set to 0xF will be ignored, while symbols different from 0xF will be required for synchronisation. The default setting of 0xA70F thereby requires one additional zero-symbol for synchronisation. This will reduce the number of false frames detected due to noise. In receive mode CC2420 uses the preamble sequence for symbol synchronisation and frequency offset adjustments. The SFD is used for byte synchronisation, and is not part of the data stored in the receive buffer (RXFIFO).
Synchronisation Header Preamble IEEE 802.15.4 0 0 0 0 0 0 0 SW0 0 SW1 7 SW2 SFD A SW3
CC2420
2*(PREAMBLE_LENGTH + 1) zero symbols
SW0 = SYNCWORD[3:0] SW1 = SYNCWORD[7:4]
if different from 'F', else '0' if different from 'F', else '0'
SW2 = SYNCWORD[11:8] if different from 'F', else '0' SW3 = SYNCWORD[15:12] if different from 'F', else '0'
Figure 17. Transmitted Synchronisation Header
significant bit in the length field is reserved [1], and should be set to zero.
Length field
The frame length field shown in Figure 16 defines the number of bytes in the MPDU. Note that the length field does not include the length field itself. It does however include the FCS (Frame Check Sequence), even if this is inserted automatically by CC2420 hardware. It also includes the MIC if authentication is used. The length field is 7 bits and has a maximum value of 127. The most
CC2420 uses the length field both for
transmission and reception, so this field must always be included. In transmit mode, the length field is used for underflow detection, as described in the FIFO access section on page 29.
MAC protocol data unit
The FCF, data sequence number and address information follows the length field
Page 35 of 87
Chipcon AS SmartRF(R) CC2420 Preliminary Datasheet (rev 1.2), 2004-06-09
SmartRF (R) CC2420
as shown in Figure 16. Together with the MAC data payload and Frame Check Sequence, they form the MAC Protocol Data Unit (MPDU). The format of the FCF is shown in Figure 18. Please refer to [1] for details. There is no hardware support for the data sequence number, this field must be inserted and verified by software.
CC2420
includes hardware address recognition, as described in the Address Recognition section on page 39.
Bits: 0-2 Frame Type
3 Security Enabled
4 Frame Pending
5 Acknowledge request
6 Intra PAN
7-9 Reserved
10-11 Destination addressing mode
12-13 Reserved
14-15 Source addressing mode
Figure 18. Format of the Frame Control Field (FCF) [1]
Frame check sequence
A 2-byte frame check sequence (FCS) follows the last MAC payload byte as shown in Figure 16. The FCS is calculated over the MPDU, i.e. the length field is not part of the FCS. This field is automatically generated and verified by hardware when the MODEMCTRL0.AUTOCRC control bit is set. It is recommended to always have this enabled, except possibly for debug purposes. If cleared, CRC generation and verification must be performed by software. The FCS polynomial is [1]: x16 + x12 + x5 + 1 The CC2420 hardware implementation is shown in Figure 19. Please refer to [1] for further details. In transmit mode the FCS is appended at the correct position defined by the length field. The FCS is not written to the TXFIFO, but stored in a separate 16-bit register. In receive mode the FCS is verified by hardware. The user is normally only interested in the correctness of the FCS,
not the FCS sequence itself. The FCS sequence itself is therefore not written to the RXFIFO during receive. Instead, when MODEMCTRL0.AUTOCRC is set the two FCS bytes are replaced by the RSSI value, average correlation value (used for LQI) and CRC OK/not OK. This is illustrated in Figure 20. The first FCS byte is replaced by the 8-bit RSSI value. See the RSSI section on page 47 for details. The 7 least significant bits in the last FCS byte are replaced by the average correlation value of the 8 first symbols of the received PHY header (length field) and PHY Service Data Unit (PSDU). This correlation value may be used as a basis for calculating the LQI. See the Link Quality Indication section on page 48 for details. The most significant bit in the last byte of each frame is set high if the CRC of the received frame is correct and low otherwise.
Chipcon AS SmartRF(R) CC2420 Preliminary Datasheet (rev 1.2), 2004-06-09
Page 36 of 87
SmartRF (R) CC2420
Data input (LSB first) r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15
Figure 19. CC2420 Frame Check Sequence (FCS) hardware implementation [1]
Length byte Data in RXFIFO n MPDU1 MPDU2
MPDU MPDUn-2 RSSI (signed) CRC / Corr
Bit number
7 CRC OK
6
5
4
3
2
1
0
Correlation value (unsigned)
Figure 20. Data in RXFIFO when MDMCTRL0.AUTOCRC is set
RF Data Buffering
CC2420 can be configured for different
transmit and receive modes, as set in the MDMCTRL1.TX_MODE and MDMCTRL1.RX_MODE control bits. Buffered mode (mode 0) will be used for normal operation of CC2420, while other modes are available for test purposes. section on page 42 for an illustration of how the transmit command strobes affect the state of CC2420. The STXONCCA strobe is ignored if the channel is busy. See the
Buffered transmit mode
In buffered transmit mode (TX_MODE 0), the 128 byte TXFIFO, located in CC2420 RAM, is used to buffer data before transmission. A preamble sequence (defined in the Frame Format section below) is automatically inserted before the length field during transmission. The length field must always be the first byte written to the transmit buffer for all frames. Writing one or multiple bytes to the TXFIFO is described in the FIFO access section on page 29. Reading data from the TXFIFO is possible with RAM access, but this does not remove the byte from the FIFO. Transmission is enabled by issuing a STXON or STXONCCA command strobe. See the Radio control state machine
Chipcon AS SmartRF(R) CC2420 Preliminary Datasheet (rev 1.2), 2004-06-09 Page 37 of 87
SmartRF (R) CC2420
Clear Channel Assessment section on page 49 for details on CCA. The preamble sequence is started 12 symbol periods after the command strobe. After the programmable start of frame delimiter has been transmitted, data is fetched from the TXFIFO. A TXFIFO underflow is issued if too few bytes are written to the TXFIFO. Transmission is then automatically stopped. The underflow is indicated in the TX_UNDERFLOW status bit, which is returned during each address byte and each byte written to the TXFIFO. The underflow bit is only cleared by issuing a SFLUSHTX command strobe. The TXFIFO can only contain one data frame at a given time. After complete transmission of a data frame, the TXFIFO is automatically refilled with the last transmitted frame. Issuing a new STXON or STXONCCA command strobe will then cause CC2420 to retransmit the last frame. Writing to the TXFIFO after a frame has been transmitted will cause the TXFIFO to be automatically flushed before the new byte is written. The only exception is if a TXFIFO underflow has occurred, when a SFLUSHTX command strobe is required. Multiple data frames may be in the RXFIFO simultaneously, as long as the total number of bytes does not exceed 128. See the RXFIFO overflow section on page 31 for details on how a RXFIFO overflow is detected and signaled.
Un-buffered, serial mode
Un-buffered mode should be used for evaluation / debugging purposes only. Buffered mode is recommended for all applications. In un-buffered mode, the FIFO and FIFOP pins are reconfigured as data and data clock pins. The TXFIFO and RXFIFO buffers are not used in this mode. A synchronous data clock is provided by CC2420 at the FIFOP pin, and the FIFO pin is used as data input/output. The FIFOP clock frequency is 250 kHz when active. This is illustrated in Figure 21. In serial transmit mode a (MDMCTRL1.TX_MODE=1), synchronisation sequence is inserted at the start of each frame by hardware, as in buffered mode. Data is sampled by CC2420 on the positive edge of FIFOP and should be updated by the microcontroller on the negative edge of FIFOP. See Figure 21 for an illustration of the timing in serial transmit mode. The SFD and CCA pins retain their normal operation also in serial mode. CC2420 will remain in serial transmit mode until transmission is turned off manually. In serial receive mode byte (MDMCTRL1.RX_MODE=1) synchronisation is still performed by CC2420. This means that the FIFOP clock pin will remain idle low until a start of frame delimiter has been detected.
Buffered receive mode
In buffered receive mode (RX_MODE 0), the 128 byte RXFIFO, located in CC2420 RAM, is used to buffer data received by the demodulator. Accessing data in the RXFIFO is described in the FIFO access section on page 29. The FIFO and FIFOP pins are used to assist the microcontroller in supervising the RXFIFO. Please note that the FIFO and FIFOP pins are only related to the RXFIFO, even if CC2420 is in transmit mode.
Chipcon AS SmartRF(R) CC2420 Preliminary Datasheet (rev 1.2), 2004-06-09
Page 38 of 87
SmartRF (R) CC2420
Incoming / outgoing RF data Transmit mode: FIFOP FIFO (from uC)
b0 b1 b2 b3 b4 b5 b6 b7 b8 b9 b10 b11 b8 b9 b10 b11
Preamble
SFD 4 us
s0
s1
s2
Receive mode: FIFOP FIFO (from CC2420)
b0 b1 b2 b3 b4
Figure 21. Un-buffered test mode, pin activity
Address Recognition
CC2420 includes hardware support for
address recognition, as specified in [1]. Hardware address recognition may be enabled / disabled using the MDMCTRL0.ADR_DECODE control bit. Address recognition is based on the following requirements, listed from section 7.5.6.2 in [1]: * * The frame type subfield shall not contain an illegal frame type If the frame type indicates that the frame is a beacon frame, the source PAN identifier shall match macPANId unless macPANId is equal to 0xFFFF, in which case the beacon frame shall be accepted regardless of the source PAN identifier. If a destination PAN identifier is included in the frame, it shall match macPANId or shall be the broadcast PAN identifier (0xFFFF). If a short destination address is included in the frame, it shall match either macShortAddress or the broadcast address (0xFFFF). Otherwise if an extended destination address is included in the frame, it shall match aExtendedAddress. * If only source addressing fields are included in a data or MAC command frame, the frame shall only be accepted if the device is a PAN coordinator and the source PAN identifier matches macPANId.
If any of the above requirements are not satisfied and address recognition is enabled, CC2420 will disregard the incoming frame and flush the data from the RXFIFO. Only data from the rejected frame is flushed, data from previously accepted frames may still be in the RXFIFO. The IOCFG0.BCN_ACCEPT control bit must be set when the PAN identifier programmed into CC2420 RAM is equal to 0xFFFF and cleared otherwise. This particularly applies to active and passive scans as defined by [1] which requires all received beacons to be processed by the MAC sublayer. Incoming frames with reserved frame types (FCF frame type subfield is 4, 5, 6 or 7) is however accepted if the RESERVED_FRAME_MODE control bit in MDMCTRL0 is set. In this case, no further address recognition is performed on these frames. This option is included for future expansions of the IEEE 802.15.4 standard.
*
*
Chipcon AS SmartRF(R) CC2420 Preliminary Datasheet (rev 1.2), 2004-06-09
Page 39 of 87
SmartRF (R) CC2420
If a frame is rejected, CC2420 will only start searching for a new frame after the rejected frame has been completely received (as defined by the length field) to avoid detecting false SFDs within the frame. The MDMCTRL0.PAN_COORDINATOR control bit must be correctly set, since parts of the address recognition procedure requires knowledge about whether the current device is a PAN coordinator or not.
Acknowledge Frames
CC2420 includes hardware support for
transmitting acknowledge frames, as specified in [1]. Figure 22 shows the format of the acknowledge frame. If MDMCTRL0.AUTOACK is enabled, an acknowledge frame is transmitted for all incoming frames accepted by the address recognition with the acknowledge request flag set and a valid CRC. AUTOACK therefore does not make sense unless also ADR_DECODE and AUTOCRC are enabled. The sequence number is copied from the incoming frame. AUTOACK may be used for non-beacon systems as long as the frame pending field (see Figure 18) is cleared. The acknowledge frame is then transmitted 12 symbol periods after the last symbol of the incoming frame. This is as specified by [1] for non-beacon networks.
Bytes:
1 1 Start of Frame Preamble Frame Delimiter Sequence Length (SFD) Synchronisation Header PHY Header (SHR) (PHR) 4
1 2 Frame Data Control Field Sequence (FCF) Number MAC Header (MHR)
2 Frame Check Sequence (FCS) MAC Footer (MFR)
Figure 22. Acknowledge frame format [1]
Two command strobes, SACK and SACKPEND are defined to transmit acknowledge frames with the frame pending field cleared or set, respectively. The acknowledge frame is only transmitted if the CRC is valid. For systems using beacons, there is an additional timing requirement that the acknowledge frame transmission should be started on the first backoff-slot boundary (20 symbol periods) at least 12 symbol periods after the last symbol of the incoming frame. This timing must be controlled by the microcontroller by issuing the SACK and SACKPEND command strobe 12 symbol periods before the following backoff-slot boundary, as illustrated in Figure 23. If a SACK or SACKPEND command strobe is issued while receiving an incoming frame, the acknowledge frame is transmitted 12 symbol periods after the last symbol of the incoming frame. This should be used to transmit acknowledge frames in non-beacon networks. This timing is also illustrated in Figure 23. Using SACKPEND will set the pending data flag for automatically transmitted acknowledge frames using AUTOACK. The pending flag will then be set also for future acknowledge frames, until a SACK command strobe is issued. Acknowledge frames may be manually transmitted using normal data transmission if desired.
Chipcon AS SmartRF(R) CC2420 Preliminary Datasheet (rev 1.2), 2004-06-09
Page 40 of 87
SmartRF (R) CC2420
r D l da b o PEN un m K bo sy AC ot U S sl D f / of PP ck st ACK La Ba S y
Beacon network
PPDU
12 symbol periods tack
Acknowledge
12 symbol periods <= Non-beacon network
< 32 symbol periods
PPDU tack
Acknowledge = 12 symbol periods
Figure 23. Acknowledge frame timing
Chipcon AS SmartRF(R) CC2420 Preliminary Datasheet (rev 1.2), 2004-06-09
Page 41 of 87
SmartRF (R) CC2420
Radio control state machine
CC2420 has a built-in state machine that is
used to switch between different operation states (modes). The change of state is done either by using command strobes or by internal events such as SFD detected in receive mode. The radio control state machine states are shown in Figure 24. The numbers in brackets refer to the state number readable in the FSMSTATE status register. Reading the FSMSTATE status register is primarily for test / debug purposes. Before using the radio in either RX or TX mode, the voltage regulator and crystal oscillator must be turned on and become stable. The voltage regulator and crystal oscillator startup times are given in the Electrical Specifications section on page 9. The crystal oscillator is controlled by accessing the SXOSCON / SXOSCOFF command strobes. The XOSC16M_STABLE bit in the status register returned during address transfer indicates whether the oscillator is running and stable or not (see Table 5). This status register can be polled when waiting for the oscillator to start. For test purposes, the frequency synthesizer (FS) can also be manually calibrated and started by using the STXCAL command strobe register. This will not start a transmission before a STXON command strobe is issued. This is not shown in Figure 24. Enabling transmission is done by issuing a STXON or STXONCCA command strobe. Turning off RF can be accomplished by using one of the SRFOFF or SXOSCOFF command strobe registers. After reset the CC2420 is in Power Down mode. All configuration registers can then be programmed in order to make the chip ready to operate at the correct frequency and mode. Due to the very fast start-up time, CC2420 can remain in Power Down until a transmission session is requested. As also described in the 4-wire Serial Configuration and Data Interface section on page 25, the crystal oscillator must be running (IDLE mode) in order to have access to the RAM and FIFOs.
Chipcon AS SmartRF(R) CC2420 Preliminary Datasheet (rev 1.2), 2004-06-09
Page 42 of 87
SmartRF (R) CC2420
Voltage Regulator Off VREG_EN set low
VREG_EN set high Wait until voltage regulator has powered up Chip Reset (pin or register) All States SXOSCOFF command strobe Power Down (PD) [0] SXOSCON Wait for the specified crystal oscillator start-up time, or poll the XOSC16M_STABLE status bit Crystal oscillator disabled, register access enabled, FIFO / RAM access disabled
All States except Power Down (PD)
SRFOFF
IDLE [1]
ON
All RX states
(S ST TX XO ON N CC CC A or A) a nd
N XO ST
RX_CALIBRATE [2 and 40] 12 symbol periods later RX_WAIT [14]
Fr am fa e ile r e re d a cei co d ve g n d re d itio ss or n
iss sm an Tr
SR X
TX_CALIBRATE [32] 8 or 12 symbol periods later TX_PREAMBLE [34, 35 and 36]
ed
RX_SFD_SEARCH [3, 4, 5 and 6] SFD found RX_FRAME [16 and 40]
Preamble and SFD is transmitted
ion m co t ple
SACK or SACKPEND
TX_FRAME [37, 38 and 39]
TXFIFO Data is transmitted
Automatic or manual acknowledge request TX_ACK_CALIBRATE [48] 12 symbol periods later TX_ACK_PREAMBLE [49, 50 and 51]
TX_ACK [52, 53 and 54]
Acknowledge completed
Figure 24. Radio control states
Chipcon AS SmartRF(R) CC2420 Preliminary Datasheet (rev 1.2), 2004-06-09
Page 43 of 87
SmartRF (R) CC2420
MAC Security Operations (Encryption and Authentication)
CC2420 features hardware IEEE 802.15.4
MAC security operations. This includes counter mode (CTR) encryption / decryption, CBC-MAC authentication and CCM encryption + authentication. All security operations are based on AES encryption [2] using 128 bit keys. Security operations are performed within the transmit and receive FIFOs on a frame basis. As can be seen from Table 6 on page 29, KEY0 is located from address 0x100 and KEY1 from address 0x130. A way of establishing the keys used for encryption and authentication must be decided for each particular application. IEEE 802.15.4 does not define how this is done, it is left to the higher layer of the protocol. ZigBee uses an Eliptic Curve Cryptography (ECC) based approach to establish keys. For PC based solutions, more processor intensive solutions such as Diffie-Hellman may be chosen. Some applications may also use preprogrammed keys, e.g. for remote keyless entry where the key and lock are delivered in pairs. A push-button approach for loading keys may also be selected.
CC2420 also includes stand-alone AES
encryption, in which one 128 bit plaintext is encrypted to a 128 bit ciphertext. The SAES, STXENC and SRXDEC command strobes are used to start security operations in CC2420 as will be described in the following sections. The ENC_BUSY status bit (see Table 5) may be used to monitor when a security operation has been completed. Security command strobes issued while the security engine is busy will be ignored, and the ongoing operation will be completed. Table 6 on page 29 shows the CC2420 RAM memory map, including the security related data located from addresses 0x100 through 0x15F. RAM access (see the RAM access section on page 27) is used to write or read the keys, nonces and stand-alone buffer. All security related data is stored little-endian, i.e. the least significant byte is transferred first over the SPI interface during RAM read or write operations. For a complete description of IEEE 802.15.4 MAC security operations, please refer to [1].
Nonce / counter
The receive and transmit nonces used for encryption / decryption are located in RAM from addresses 0x110 and 0x140 respectively. They are both 16 bytes. The nonce must be correctly initialized before receive or transmit CTR or CCM operations are started. The format of the nonce is shown in Table 7. The block counter must be set to 1 for compliance with [1]. The key sequence counter is controlled by a layer above the MAC layer. The frame counter must be increased for each new frame by the MAC layer. The source address is the 64 bit IEEE address.
1 byte Flags 8 bytes Source Address 4 bytes Frame Counter 1 byte Key Sequence Counter 2 bytes Block Counter
Keys
All security operations are based on 128 bit keys. The CC2420 RAM space has storage space for two individual keys (KEY0 and KEY1). Transmit, receive and stand-alone encryption may select one of these two keys individually in the SEC_TXKEYSEL, SEC_RXKEYSEL and SEC_SAKEYSEL control bits (SECCTRL0).
Table 7. IEEE 802.15.4 Nonce [1]
The block counter bytes are not updated in RAM, only in a local copy that is reloaded for each new in-line security operation. I.e. the block counter part of the nonce does not need to be rewritten. The CC2420 block counter should be set to 0x0001 for compliance with [1].
Chipcon AS SmartRF(R) CC2420 Preliminary Datasheet (rev 1.2), 2004-06-09
Page 44 of 87
SmartRF (R) CC2420
CC2420 gives the user full flexibility in
selecting the flags for both nonces. The flag setting is stored in the most significant byte of the nonce. The flag byte used for encryption and authentication is then generated as shown in Figure 25.
7 MSB in CC2420 nonce RAM 6 5 4 3 2 CTR Flag CBC Flag bits 7:6 bits 7:6 1 L 0 SECCTRL0.SEC_M
The frame counter part of the nonce must be incremented for each new packet by software.
7 Res
6 Res
5 0
CTR mode flag byte 4 3 2 0 0
1 L
0
7 Res
CBC-MAC flag byte 6 5 4 Adata M
3
2
1 L
0
Figure 25. CC2420 Security Flag Byte
Stand-alone encryption
Plain AES encryption, with 128 bit plaintext and 128 bit keys [2], is available using stand-alone encryption. The plaintext is stored in stand-alone buffer located at RAM location 0x120, as can be seen from Table 6 on page 29. A stand-alone encryption operation is initiated by using the SAES command strobe. The selected key (SECCTRL0.SEC_SAKEYSEL) is then used to encrypt the plaintext written to the stand-alone buffer. Upon completion of the encryption operation, the ciphertext is written back to the stand-alone buffer, thereby overwriting the plaintext. Note that RAM write operations also output data currently in RAM, so that a new plaintext may be written at the same time as reading out the previous ciphertext.
therefore be operations.
used
for
all
security
The key, nonce (does not apply to CBCMAC), and SECCTRL0 and SECCTRL1 control registers must be correctly set before starting any in-line security operation. The in-line security mode is set in SECCTRL0.SEC_MODE to one of the following modes: * * * * Disabled CBC-MAC (authentication) CTR (encryption / decryption) CCM (authentication and encryption / decryption)
When enabled, TX in-line security is started in one of two ways: * Issue a STXENC command strobe. Inline security will be performed within the TXFIFO, but a RF transmission will not be started. Ciphertext may be read back using RAM read operations. Issue a STXON or STXONCCA command strobe. In-line security will be performed within the TXFIFO and a RF transmission of the ciphertext is started.
In-line security operations
CC2420 can do MAC security operations
(encryption, decryption and authentication) on frames within the TXFIFO and RXFIFO. These operations are called inline security operations. As with other MAC hardware support within CC2420, in-line security operation relies on the length field in the PHY header. A correct length field must
*
When enabled, RX in-line security is started as follows:
Chipcon AS SmartRF(R) CC2420 Preliminary Datasheet (rev 1.2), 2004-06-09
Page 45 of 87
SmartRF (R) CC2420
* Issue a SRXDEC command strobe. The first frame in the RXFIFO is then decrypted / authenticated as set by the current security mode. TXFIFO at all, and data will be encrypted as it is written to the TXFIFO. When decryption is initiated with a SRXDEC command strobe, the ciphertext of the RXFIFO is then decrypted as specified by [1].
RX in-line security operations are always performed on the first frame currently inside the RXFIFO, even if parts of this has already been read out over the SPI interface. This allows the receiver to first read the source address out to decide which key to use before doing authentication of the complete frame. In CTR or CCM mode it is of course important that bytes to be decrypted are not read out before the security operation is started. When the SRXDEC command strobe is issued, the FIFO and FIFOP pins will go low. This is to indicate to the microcontroller that no further data may be read out before the next byte to be read has undergone the requested security operation. The frame in the RXFIFO may be received over RF or it may be written into the RXFIFO over the SPI interface for debugging or higher layer security operations.
CBC-MAC
CBC-MAC in-line authentication provided by CC2420 hardware. is
SECCTRL0.SEC_M sets the MIC length M, encoded as (M-2)/2. When enabling CBC-MAC in-line TXFIFO authentication, the generated MIC is written to the TXFIFO for transmission. The frame length must include the MIC. SECCTRL1.SEC_TXL / SEC_RXL sets the number of bytes between the length field and the first byte to be authenticated, normally set to 0 for MAC authentication. SECCTRL0.SEC_CBC_HEAD defines if the authentication length is used as the first byte of data to be authenticated or not. This bit should be set for compliance with [1]. When enabling CBC-MAC in-line RXFIFO authentication, the generated MIC is compared to the MIC in the RXFIFO. The last byte of the MIC is replaced in the RXFIFO with: * * 0x00 if the MIC is correct 0xFF if the MIC is incorrect
CTR mode encryption / decryption
CTR mode encryption / decryption is performed by CC2420 on MAC frames within the TXFIFO / RXFIFO respectively. SECCTRL1.SEC_TXL / SEC_RXL sets the number of bytes between the length field and the first byte to be encrypted / decrypted respectively. This controls the number of plaintext bytes in the current frame. For IEEE 802.15.4 MAC encryption, only the MAC payload (see Figure 16 on page 34) should be encrypted, so SEC_TXL / SEC_RXL is set to 3 + (0 to 20) depending on the address information in the current frame. When encryption is initiated, the plaintext in the TXFIFO is then encrypted as specified by [1]. The encryption module will encrypt all the plaintext currently available, and wait if not everything is prebuffered. The encryption operation may also be started without any data in the
The other bytes in the MIC are left unchanged in the RXFIFO.
CCM
CCM combines CTR mode encryption and CBC-MAC authentication in one operation. CCM is described in [3]. SECCTRL1.SEC_TXL / SEC_RXL sets the number of bytes after the length field to be authenticated but not encrytpted. The MIC is generated and verified very much like with CBC-MAC described
Chipcon AS SmartRF(R) CC2420 Preliminary Datasheet (rev 1.2), 2004-06-09
Page 46 of 87
SmartRF (R) CC2420
above. The only differences are from the requirements in [1] for CCM.
Timing
Table 8 shows some examples of the time used by the security module for different operations.
Mode CCM CTR CBC Standalone
l(a) 50 17 -
l(m) 69 15 98 16
l(MIC) 8 12 -
Time [us] 222 99 99 14
Table 8. Security timing examples
Linear IF and AGC Settings
CC2420 is based on a linear IF chain
where the signal amplification is done in an analog VGA (variable gain amplifier). The gain of the VGA is digitally controlled. The AGC (Automatic Gain Control) loop ensures that the ADC operates inside its dynamic range by using an analog/digital feedback loop. The AGC characteristics are set through the AGCCTRL, AGCTST0, AGCTST1 and AGCTST2 registers. The reset values should be used for all AGC control and test registers.
RSSI / Energy Detection
CC2420 has a built-in RSSI (Received
Signal Strength Indicator) giving a digital value that can be read form the 8 bit, signed 2's complement RSSI.RSSI_VAL register. The RSSI value is always averaged over 8 symbol periods (128 s), in accordance with [1]. The RSSI_VALID status bit (Table 5) indicates when the RSSI value is valid, meaning that the receiver has been enabled for at least 8 symbol periods. The RSSI register value RSSI.RSSI_VAL can be referred to the power P at the RF pins by using the following equations: P = RSSI_VAL + RSSI_OFFSET [dBm] where the RSSI_OFFSET is found empirically during system development from the front end gain. RSSI_OFFSET is approximately -45. E.g. if reading a value of -20 from the RSSI register, the RF input power is approximately -65 dBm. A typical plot of the RSSI_VAL reading as function of input power is shown in Figure 26. It can be seen from the figure that the RSSI reading from CC2420 is very linear and has a dynamic range of about 100 dB.
Chipcon AS SmartRF(R) CC2420 Preliminary Datasheet (rev 1.2), 2004-06-09
Page 47 of 87
SmartRF (R) CC2420
60 40 RSSI Register Value 20 0 -100 -80 -60 -40 -20 -20 -40 -60 RF Level [dBm] 0
Figure 26. Typical RSSI value vs. input power
Link Quality Indication
The link quality indication (LQI) measurement is a characterisation of the strength and/or quality of a received packet, as defined by [1]. The RSSI value described in the previous section may be used by the MAC software to produce the LQI value. The LQI value is required by [1] to be limited to the range 0 through 255, with at least 8 unique values. Software is responsible for generating the appropriate scaling of the LQI value for the given application. Using the RSSI value directly to calculate the LQI value has the disadvantage that e.g. a narrowband interferer inside the channel bandwidth will increase the LQI value although it actually reduces the true link quality. CC2420 therefore also provides an average correlation value for each incoming packet, based on the 8 first symbols following the SFD. This unsigned 7-bit value can be looked upon as a measurement of the "chip error rate," does not do chip although CC2420 decision. As described in the Frame check sequence section on page 36, the average correlation value for the 8 first symbols is appended to each received frame together with the RSSI and CRC OK/not OK when MDMCTRL0.AUTOCRC is set. A correlation value of ~110 indicates a maximum quality frame while a value of ~50 is typically the lowest quality frames detectable by
CC2420.
Software must convert the correlation value to the range 0-255 defined by [1], e.g. by calculating: LQI = (CORR - a) * b limited to the range 0-255, where a and b are found empirically based on PER measurements as a function of the correlation value. A combination of RSSI and correlation values may also be used to generate the LQI value.
Chipcon AS SmartRF(R) CC2420 Preliminary Datasheet (rev 1.2), 2004-06-09
Page 48 of 87
SmartRF (R) CC2420
Clear Channel Assessment
The clear channel assessment signal is based on the measured RSSI value and a programmable threshold. The clear channel assessment function is used to implement the CSMA-CA functionality specified in [1]. CCA is valid when the receiver has been enabled for at least 8 symbol periods. Carrier sense threshold level is programmed by RSSI.CCA_THR. The threshold value can be programmed in steps of 1 dB. A CCA hysteresis can also be programmed in the MDMCTRL0.CCA_HYST control bits. All 3 CCA modes specified by [1] are implemented in CC2420. They are set in MDMCTRL0.CCA_MODE, as can be seen in the register description. The different modes are:
0 1 2 3 Reserved Clear channel when received energy is below threshold. Clear channel when not receiving valid IEEE 802.15.4 data. Clear channel when energy is below threshold and not receiving valid IEEE 802.15.4 data
Clear channel assessment is available on the CCA output pin. CCA is active high, but the polarity may be changed by setting the IOCFG0.CCA_POLARITY control bit. Implementing CSMA-CA may easiest be done by using the STXONCCA command strobe, as described in the Radio control state machine section on page 42. Transmission will then only start if the channel is clear. The TX_ACTIVE status bit (see Table 5) may be used to detect the result of the CCA.
Frequency and Channel Programming
The operating frequency is set by programming the 10 bit frequency word located in FSCTRL.FREQ[9:0]. The operating frequency FC in MHz is given by: FC = 2048 + FSCTRL.FREQ[9:0] MHz In receive mode the actual LO frequency is FC - 2 MHz, since a 2 MHz IF is used. Direct conversion is used for transmission, so here the LO frequency equals FC. The 2 MHz IF is automatically set by CC2420, so the frequency programming is equal for RX and TX. IEEE 802.15.4 specifies 16 channels within the 2.4 GHz band, numbered 11 through 26. The RF frequency of channel k is given by [1] : FC = 2405 + 5 (k-11) MHz, k=11, 12, ..., 26 For operation in channel k, the FSCTRL.FREQ register should therefore be set to: FSCTRL.FREQ = 357 + 5 (k-11)
Chipcon AS SmartRF(R) CC2420 Preliminary Datasheet (rev 1.2), 2004-06-09
Page 49 of 87
SmartRF (R) CC2420
VCO and PLL Self-Calibration
VCO
The VCO is completely integrated and operates at 4800 - 4966 MHz. The VCO frequency is divided by 2 to generate frequencies in the desired band (24002483.5 MHz). In order to ensure reliable operation the VCO's bias current and tuning range are automatically calibrated every time the RX mode or TX mode is enabled, i.e. in the RX_CALIBRATE, TX_CALIBRATE and TX_ACK_CALIBRATE control states in Figure 24 on page 43.
PLL self-calibration
The VCO's characteristics will vary with temperature, changes in supply voltages, and the desired operating frequency.
Output Power Programming
The RF output power of the device is programmable and is controlled by the TXCTRL.PA_LEVEL register. Table 9 shows the output power for different settings, including the complete programming of the TXCTRL control register. The typical current consumption is also shown.
PA_LEVEL
TXCTRL register
Output Power [dBm] 0 -1 -3 -5 -7 -10 -15 -25
Current Consumption [mA] 17.4 16.5 15.2 13.9 12.5 11.2 9.9 8.5
31 27 23 19 15 11 7 3
0xA0FF 0xA0FB 0xA0F7 0xA0F3 0xA0EF 0xA0EB 0xA0E7 0xA0E3
Table 9. Output power settings and typical current consumption @ 2.45 GHz
Voltage Regulator
CC2420 includes a low drop-out voltage
regulator. This is used to provide a 1.8 V power supply to the CC2420 power supplies. The voltage regulator should not be used to provide power to other circuits because of limited power sourcing capability and noise considerations. The voltage regulator input pin VREG_IN is connected to the unregulated 2.1 to 3.6 V power supply. The voltage regulator is enabled / disabled using the active high voltage regulator enable pin VREG_EN. The regulated 1.8 V voltage output is available on the VREG_OUT pin. A simplified schematic of the voltage regulator is shown in Figure 27. The voltage regulator requires external components as described in the Application Circuit section on page 18. When disabling the voltage regulator, note that register and RAM programming will be lost as leakage current reduces the output voltage on the VREG_OUT pin below
Page 50 of 87
Chipcon AS SmartRF(R) CC2420 Preliminary Datasheet (rev 1.2), 2004-06-09
SmartRF (R) CC2420
1.6 V. CC2420 should then be reset before the voltage regulator is disabled. In applications where the internal voltage regulator is not used, connect VREG_EN and VREG_IN to ground. VREG_OUT shall be left open. Note that the battery monitor will not work when the voltage regulator is not used.
VREG_EN
VREG_IN
Regulator Enable / disable Internal bandgap voltage reference 1.25 V
VREG_OUT
Figure 27. Voltage regulator, simplified schematic
Battery Monitor
The on-chip battery monitor enables monitoring the unregulated voltage on the VREG_IN pin. It gives status information on the voltage being above or below a programmable threshold. A simplified schematic of the battery monitor is shown in Figure 28.
Chipcon AS SmartRF(R) CC2420 Preliminary Datasheet (rev 1.2), 2004-06-09
Page 51 of 87
SmartRF (R) CC2420
BATTMON.BATTMON_EN Internal bandgap voltage reference VREG_IN 1.25 V BATTMON.BATTMON_OK
BATTMON.BATTMON_VOLTAGE[4:0]
Figure 28. Battery monitor, simplified schematic
The battery monitor is controlled through the BATTMON control register. The battery monitor is enabled and disabled using the BATTMON.BATTMON_EN control bit. The voltage regulator must also be enabled when using the battery monitor. The battery monitor status bit is available in the BATTMON.BATTMON_OK status bit. This bit is high when the VREG_IN input voltage is higher than the toggle voltage Vtoggle. The battery monitor toggle voltage is set in the 5-bit BATTMON.BATTMON_VOLTAGE control bits. BATTMON_VOLTAGE is an unsigned, positive number from 0 to 31. The toggle voltage is given by: Alternatively, for a desired toggle voltage, BATTMON_VOLTAGE should be set according to:
BATTMON_VOLTAGE = 72 - 27
V
toggle
1.25 V
The voltage regulator must be enabled for at least 100 s before the first measurement. After being enabled, the BATTMON_OK status bit need 2 s to settle for each new toggle voltage programmed. The main performance characteristics of the battery monitor is shown in the Electrical Specifications section on page 9.
V
toggle
= 1.25 V
72 - BATTMON_VOLTAGE 27
Crystal Oscillator
An external clock signal or the internal crystal oscillator can be used as main frequency reference. The reference frequency must be 16 MHz. Because the crystal frequency is used as reference for the data rate as well as other internal signal processing functions, other frequencies cannot be used. If an external clock signal is used this should be connected to XOSC16_Q1, while XOSC16_Q2 should be left open. The MAIN.XOSC16M_BYPASS bit must be set when an external clock signal is used. Using the internal crystal oscillator, the crystal must be connected between the XOSC16_Q1 and XOSC16_Q2 pins. The oscillator is designed for parallel mode
Page 52 of 87
Chipcon AS SmartRF(R) CC2420 Preliminary Datasheet (rev 1.2), 2004-06-09
SmartRF (R) CC2420
operation of the crystal. In addition, loading capacitors (C381 and C391) for the crystal are required. The loading capacitor values depend on the total load capacitance, CL, specified for the crystal. The total load capacitance seen between the crystal terminals should equal CL for the crystal to oscillate at the specified frequency. trimming capacitor may be placed across C381 for initial tuning if necessary. The crystal oscillator circuit is shown in Figure 29. Typical component values for different values of CL are given in Table 10. The crystal oscillator is amplitude regulated. This means that a high current is used to start up the oscillations. When the amplitude builds up, the current is reduced to what is necessary to maintain a stable oscillation. This ensures a fast start-up and keeps the drive level to a minimum. The ESR of the crystal must be within the specification in order to ensure a reliable start-up (see the Electrical Specifications section).
CL =
1 1 1 + C381 C391
+ C parasitic
The parasitic capacitance is constituted by pin input capacitance and PCB stray capacitance. The total parasitic capacitance is typically 2 pF - 5 pF. A
XOSC16_Q1 XTAL C391 C381
XOSC16_Q2
Figure 29. Crystal oscillator circuit
Item C381 C391
CL= 16 pF 27 pF 27 pF
Table 10. Crystal oscillator component values
Input / Output Matching
The RF input / output is differential (RF_N and RF_P). In addition there is supply switch output pin (TXRX_SWITCH) that must have an external DC path to RF_N and RF_P. In RX mode the TXRX_SWITCH pin is at ground and will bias the LNA. In TX mode the TXRX_SWITCH pin is at supply rail voltage and will properly bias the internal PA. The RF output and DC bias can be done using different topologies. Some are shown in Figure 3 and Figure 4. Component values are given in Table 2. Using a differential antenna, no balun is required. If a single ended output is required (for a single ended connector or a single ended antenna), a balun should be used for optimum performance.
Chipcon AS SmartRF(R) CC2420 Preliminary Datasheet (rev 1.2), 2004-06-09
Page 53 of 87
SmartRF (R) CC2420
Transmitter Test Modes
CC2420 can be set into different transmit
test modes for performance evaluation. The test mode descriptions in the following sections requires that the chip is first reset, the crystal oscillator is enabled using the SXOSCON command strobe and that the crystal oscillator has stabilised. to the DACTST register and issue a STXON command strobe. The transmitter is then enabled while the transmitter I/Q DACs are overridden to static values. An unmodulated carrier will then be available on the RF output pins. A plot of the single carrier output spectrum from CC2420 is shown in Figure 30 below.
Unmodulated carrier
An unmodulated carrier may be transmitted by setting MDMCTRL1.TX_MODE to 2, writing 0x1800
RBW Ref Lvl 3 dBm
3 0
10 kHz 10 kHz 50 ms
RF Att
30 dB
VBW SWT
Unit
dBm
A
-10
-20
-30 1AVG
1SA
-40
-50
-60
-70
-80
-90 -97
Center 2.45 GHz
200 kHz/
Span 2 MHz
Date:
23.OCT.2003
21:38:33
Figure 30. Single carrier output
Chipcon AS SmartRF(R) CC2420 Preliminary Datasheet (rev 1.2), 2004-06-09
Page 54 of 87
SmartRF (R) CC2420
Modulated spectrum
The CC2420 has a built-in test pattern generator that can generate pseudo random sequence using the CRC generator. This is enabled by setting MDMCTRL1.TX_MODE to 3 and issue a STXON command strobe. The modulated spectrum is then available on the RF pins. The low byte of the CRC word is transmitted and the CRC is updated with 0xFF for each new byte. The length of the transmitted data sequence is 65535 bits. The transmitted data-sequence is then: [synchronisation header] [0x00, 0xb8, 0x4b, 0x99, 0xc3, 0xe9, ...] 0x78, sequence for bit error testing. Please note CC2420 requires symbol that synchronisation, not only bit synchronisation, for correct reception. Packet error rate is therefore a better measurement for the true RF performance. Another option to generate a modulated spectrum is to fill the TXFIFO with pseudorandom data and set MDMCTRL1.TX_MODE to 2. CC2420 will then transmit data from the FIFO disregarding a TXFIFO underflow. The length of the transmitted data sequence is then 1024 bits (128 bytes).
Since a synchronisation header (preamble and SFD) is transmitted in all TX modes, this test mode may also be used to transmit a known pseudorandom bit
CC2420 is shown in Figure 31. Note that to
find the output power from the modulated spectrum, the RBW must be set to 3 MHz or higher.
A plot of the modulated spectrum from
RBW Ref Lvl 0 dBm
0
100 kHz 100 kHz 5 ms
RF Att
30 dB
VBW SWT
Unit
dBm
A -10
-20
-30 1AVG -40 1SA
-50
-60
-70
-80
-90
-100
Center 2.45 GHz
1 MHz/
Span 10 MHz
Date:
23.OCT.2003
21:34:19
Figure 31. Modulated spectrum plot
Chipcon AS SmartRF(R) CC2420 Preliminary Datasheet (rev 1.2), 2004-06-09 Page 55 of 87
SmartRF (R) CC2420
System Considerations and Guidelines
SRD regulations
International regulations and national laws regulate the use of radio receivers and transmitters. SRDs (Short Range Devices) for license free operation are allowed to operate in the 2.4 GHz band worldwide. The most important regulations are ETSI EN 300 328 and EN 300 440 (Europe), FCC CFR-47 part 15.247 and 15.249 (USA), and ARIB STD-T66 (Japan). reduced for a given amount of data to be transferred.
Crystal accuracy and drift
A crystal accuracy of 40 ppm is required for compliance with IEEE 802.15.4 [1]. This accuracy must also take ageing and temperature drift into consideration. A crystal with low temperature drift and low aging could be used without further compensation. A trimmer capacitor in the crystal oscillator circuit (in parallel with C7) could be used to set the initial frequency accurately. For non-IEEE 802.15.4 systems, the robust demodulator in CC2420 allows up to 120 ppm total frequency offset between the transmitter and receiver. This could e.g. relax the accuracy requirement to 60 ppm for each of the devices. Optionally in a star network topology, the FFD could be equipped with a more accurate crystal thereby relaxing the requirement on the RFD. This can make sense in systems where the RFDs ship in higher volumes than the FFDs.
Frequency hopping and multi-channel systems
The 2.4 GHz band is shared by many systems both in industrial, office and home CC2420 uses direct environments. sequence spread spectrum (DSSS) as defined by [1] to spread the output power, thereby making the communication link more robust even in a noisy environment. With CC2420 it is also possible to combine both DSSS and FHSS (frequency hopping spread spectrum) in a proprietary nonIEEE 802.15.4 system. This is achieved by reprogramming the operating frequency (see the Frequency and Channel Programming section on page 49) before enabling RX or TX. A frequency synchronisation scheme must then be implemented within the proprietary MAC layer to make the transmitter and receiver operate on the same RF channel.
Communication robustness
CC2420 provides very good adjacent,
alternate and co channel rejection, image frequency suppression and blocking properties. The CC2420 performance is significantly better than the requirements imposed by [1]. These are highly important parameters for reliable operation in the 2.4 GHz band, since an increasing number of devices/systems are using this license free frequency band.
Data burst transmissions
The data buffering in CC2420 lets the user have a lower data rate link between the microcontroller and the RF device than the RF bit rate of 250 kbps. This allows the microcontroller to buffer data at its own speed, reducing the workload and timing requirements. The relatively high data rate of CC2420 also reduces the average power consumption compared to the 868 / 915 MHz bands defined by [1], where only 20 / 40 kbps are available. CC2420 may be powered up a smaller portion of the time, so that the average power consumption is
Communication security
The hardware encryption and authentication operations in CC2420 enable secure communication, which is required for many applications. Security operations require a lot of data processing, which is costly in a 8-bit microcontroller system. The hardware support within CC2420 enables a high level
Page 56 of 87
Chipcon AS SmartRF(R) CC2420 Preliminary Datasheet (rev 1.2), 2004-06-09
SmartRF (R) CC2420
of security even with a low-cost 8 bit controller. *
Low cost systems
As the CC2420 provides 250 kbps multichannel performance without any external filters, a very low cost system can be made. A differential antenna will eliminate the need for a balun, and the DC biasing can be achieved in the antenna topology.
When operating at or below the sensitivity limit, CC2420 may lose symbol synchronisation in infinite receive mode. A new SFD and restart of the receiver may be required to re-gain synchronisation.
Battery operated systems
In low power applications, the CC2420 should be powered down when not being active. Extremely low power consumption may be achieved when disabling also the voltage regulator. This will require reprogramming of the register and RAM configuration.
In an IEEE 802.15.4 system, all communication is based on packets. The sensitivity limit specified by [1] is based on Packet Error Rate (PER) measurements instead of BER. This is a more accurate measurement of the true RF performance since it mirrors the way the actual system operates. Chipcon recommends performing PER measurements instead of BER measurements to evaluate the performance of IEEE 802.15.4 systems. To do PER measurements, the following may be used as a guideline: * A valid preamble, SFD and length field must be used for each packet. The PSDU (see Figure 16 on page 34) length should be 20 bytes for sensitivity measurements as specified by [1]. The sensitivity limit specified by [1] is the RF level resulting in a 1% PER. The packet sample space for a given measurement must then be >> 100 to have a sufficiently large sample space. E.g. at least 1000 packets should be used to measure the sensitivity. The data transmitted over air must be spread according to [1] and the description on page 22. Pregenerated packets may be used, although [1] requires that the PER is averaged over random PSDU data. The CC2420 receive FIFO may be used to buffer data received during PER measurements, since it is able to buffer up to 128 bytes. The MDMCTRL1.CORR_THR control register should be set to
Page 57 of 87
BER / PER measurements
CC2420 includes test modes where data is
received infinitely and output to pins (RX_MODE 2, see page 38). This mode may be used for Bit Error Rate (BER) measurements. However, the following actions must be taken to do such a measurement: * A preamble and SFD sequence must be used, even if pseudo random data is transmitted, since receiving the DSSS modulated signal requires symbol synchronisation, not bit synchronisation like e.g. in 2FSK systems. The SYNCWORD may be set to another value to fit to the measurement setup if necessary. The data transmitted over air must be spread according to [1] and the description on page 22. This means that the transmitter used during measurements must be able to do spreading of the bit data to chip data. Remember that the chip sequence transmitted by the test setup is not the same as the bit sequence, which is output by CC2420. *
*
*
*
*
*
Chipcon AS SmartRF(R) CC2420 Preliminary Datasheet (rev 1.2), 2004-06-09
SmartRF (R) CC2420
20, as described in the Demodulator, Symbol Synchroniser and Data Decision section. The simplest way of making a PER measurement will be to use another CC2420 as the reference transmitter. However, this makes it difficult to measure the exact receiver performance. Using a signal generator, this may either be set up as O-QPSK with half-sine shaping or as MSK. If using O-QPSK, the phases must be selected according to [1]. If using MSK, the chip sequence must be modified such that the modulated MSK signal has the same phase shifts as the OQPSK sequence previously defined. For a desired symbol sequence s0, s1, ... , sn-1 of length n symbols, the desired chip sequence c0, c1, c2, ..., c32n-1 of length 32n is found using table lookup from Table 3 on page 22. It can be seen from comparing the phase shifts of the O-QPSK signal with the frequency of a MSK signal that the MSK chip sequence is generated as: (c0 xnor c1), (c1 xor c2), (c2 xnor c3), ... , (c32n-1 xor c32n) where c32n may be arbitrarily selected.
PCB Layout Recommendations
A four layer PCB is highly recommended. In our reference design, the top layer is used for signal routing, and the open areas are filled with metallisation connected to ground using several vias. Layer 2 has not been used in our CC2420 reference designs. Layer 3 is used for power routing and the bottom layer serve as ground plane with a little routing. The area under the chip is used for grounding and must be well connected to the ground plane with several vias. The ground pins should be connected to ground as close as possible to the package pin using individual vias. The decoupling capacitors should also be placed as close as possible to the supply pins and connected to the ground plane by separate vias. Supply power filtering is very important. The external components should be as small as possible (0402 is recommended) and surface mount devices must be used. Caution should be used when placing the microcontroller in order to avoid interference with the RF circuitry. A Development Kit with a fully assembled Evaluation Module is available. It is strongly advised that this reference layout is followed very closely in order to get the best performance. The schematic, BOM and layout Gerber files for the reference designs are all available from the Chipcon website.
Antenna Considerations
CC2420 can be used together with various
types of antennas. A differential antenna like a dipole would be the easiest to interface not needing a balun (balanced to un-balanced transformation network). The length of the /2-dipole antenna is given by: L = 14250 / f where f is in MHz, giving the length in cm. An antenna for 2450 MHz should be 5.8 cm. Each arm is therefore 2.9 cm. Other commonly used antennas for shortrange communication are monopole, helical and loop antennas. The singleended monopole and helical would require a balun network between the differential output and the antenna. Monopole antennas are resonant antennas with a length corresponding to
Chipcon AS SmartRF(R) CC2420 Preliminary Datasheet (rev 1.2), 2004-06-09 Page 58 of 87
SmartRF (R) CC2420
one quarter of the electrical wavelength (/4). They are very easy to design and can be implemented simply as a "piece of wire" or even integrated into the PCB. The length of the /4-monopole antenna is given by: L = 7125 / f where f is in MHz, giving the length in cm. An antenna for 2450 MHz should be 2.9 cm. Non-resonant monopole antennas shorter than /4 can also be used, but at the expense of range. In size and cost critical applications such an antenna may very well be integrated into the PCB. Enclosing the antenna in high dielectric constant material reduces the overall size of the antenna. Many vendors offer such antennas intended for PCB mounting. Helical antennas can be thought of as a combination of a monopole and a loop antenna. They are a good compromise in size critical applications. Helical antennas tend to be more difficult to optimize than the simple monopole. Loop antennas are easy to integrate into the PCB, but are less effective due to difficult impedance matching because of their very low radiation resistance. For low power applications the differential antenna is recommended giving the best range and because of its simplicity. The antenna should be connected as close as possible to the IC. If the antenna is located away from the RF pins the antenna should be matched to the feeding transmission line (50 ).
Chipcon AS SmartRF(R) CC2420 Preliminary Datasheet (rev 1.2), 2004-06-09
Page 59 of 87
SmartRF (R) CC2420
Configuration Registers
The configuration of CC2420 is done by programming the 16-bit configuration registers. Complete descriptions of the registers are given in the following tables. After chip reset (from the RESETn pin or programmable through the MAIN.RESETn configuration bit), all the registers have default values as shown in the tables. Note that the MAIN register is only reset by using the pin reset RESETn. When writing to this register, all bits will get the value written, not the default value. This also means that the MAIN.RESETn bit must be written both low and then high to perform a chip reset through the serial interface. 15 registers are Strobe Command Registers, listed first in Table 11 below. Accessing these registers will initiate the change of an internal state or mode. There are 33 normal 16-bits registers, also listed in Table 11. Many of these registers are for test purposes only, and need not be accessed for normal operation of CC2420. The FIFOs are accessed through two 8-bit registers, TXFIFO and RXFIFO. The TXFIFO register is write only. Data may still be read out of the TXFIFO through regular RAM access (see section RAM access section on page 27), but data is then not removed from the FIFO. Note that the crystal oscillator must be active for all FIFO and RAM access. During the address transfer and while writing to the TXFIFO, a status byte is returned on the serial data output pin SO. This status byte is described in Table 5 on page 27. All configuration and status registers are described in the tables following Table 11.
Address 0x00 0x01 0x02
Register
SNOP SXOSCON STXCAL
Register type S S S
Description No Operation (has no other effect than reading out status-bits) Turn on the crystal oscillator (set XOSC16M_PD = 0 and BIAS_PD = 0) Enable and calibrate frequency synthesizer for TX; Go from RX / TX to a wait state where only the synthesizer is running. Enable RX Enable TX after calibration (if not already performed) Start TX in-line encryption if SPI_SEC_MODE 0 If CCA indicates a clear channel: Enable calibration, then TX. Start in-line encryption if SPI_SEC_MODE 0 else do nothing Disable RX/TX and frequency synthesizer Turn off the crystal oscillator and RF Flush the RX FIFO buffer and reset the demodulator. Always read at least one byte from the RXFIFO before issuing the SFLUSHRX command strobe Flush the TX FIFO buffer Send acknowledge frame, with pending field cleared. Send acknowledge frame, with pending field set. Start RXFIFO in-line decryption / authentication (as set by SPI_SEC_MODE) Start TXFIFO in-line encryption / authentication (as set by SPI_SEC_MODE), without starting TX.
0x03 0x04 0x05
SRXON STXON STXONCCA
S
S
S
0x06 0x07 0x08
SRFOFF SXOSCOFF SFLUSHRX
S S S
0x09 0x0A 0x0B 0x0C 0x0D
SFLUSHTX SACK SACKPEND SRXDEC STXENC
S S S S S
Chipcon AS SmartRF(R) CC2420 Preliminary Datasheet (rev 1.2), 2004-06-09
Page 60 of 87
SmartRF (R) CC2420
Address 0x0E Register
SAES
Register type S
Description AES Stand alone encryption strobe. SPI_SEC_MODE is not required to be 0, but the encryption module must be idle. If not, the strobe is ignored. Not used Main Control Register Modem Control Register 0 Modem Control Register 1 RSSI and CCA Status and Control register Synchronisation word control register Transmit Control Register Receive Control Register 0 Receive Control Register 1 Frequency Synthesizer Control and Status Register Security Control Register 0 Security Control Register 1 Battery Monitor Control and Status Register Input / Output Control Register 0 Input / Output Control Register 1 Manufacturer ID, Low 16 bits Manufacturer ID, High 16 bits Finite State Machine Time Constants Manual signal AND override register Manual signal OR override register AGC Control Register AGC Test Register 0 AGC Test Register 1 AGC Test Register 2 Frequency Synthesizer Test Register 0 Frequency Synthesizer Test Register 1 Frequency Synthesizer Test Register 2 Frequency Synthesizer Test Register 3 Receiver Bandpass Filter Test Register Finite State Machine State Status Register ADC Test Register DAC Test Register Top Level Test Register Reserved for future use control / status register Not used
0x0F 0x10 0x11 0x12 0x13 0x14 0x15 0x16 0x17 0x18 0x19 0x1A 0x1B 0x1C 0x1D 0x1E 0x1F 0x20 0x21 0x22 0x23 0x24 0x25 0x26 0x27 0x28 0x29 0x2A 0x2B 0x2C 0x2D 0x2E 0x2F 0x30 0x310x3D 0x3E 0x3F
MAIN MDMCTRL0 MDMCTRL1 RSSI SYNCWORD TXCTRL RXCTRL0 RXCTRL1 FSCTRL SECCTRL0 SECCTRL1 BATTMON IOCFG0 IOCFG1 MANFIDL MANFIDH FSMTC MANAND MANOR AGCCTRL AGCTST0 AGCTST1 AGCTST2 FSTST0 FSTST1 FSTST2 FSTST3 RXBPFTST FSMSTATE ADCTST DACTST TOPTST RESERVED TXFIFO RXFIFO
R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R R/W R/W R/W R/W W R/W
Transmit FIFO Byte Register Receiver FIFO Byte Register
R/W - Read/write (control/status), R - Read only, W - Write only, S - Command Strobe (perform action upon access)
Table 11. Configuration registers overview
Chipcon AS SmartRF(R) CC2420 Preliminary Datasheet (rev 1.2), 2004-06-09
Page 61 of 87
SmartRF (R) CC2420
MAIN (0x10) - Main Control Register
Bit Field Name Reset R/W Description Active low reset of entire circuit, should be applied before doing anything else. Equivalent to using the RESETn reset pin. Active low reset of the encryption module. (Test purposes only) Active low reset of the demodulator module. (Test purposes only) Active low reset of the modulator module. (Test purposes only) Active low reset of the frequency synthesizer module. (Test purposes only) Reserved, write as 0 Bypasses the crystal oscillator and uses a buffered version of the signal on Q1 directly. This can be used to apply an external railrail clock signal to the Q1 pin.
15 14 13 12 11 10:1 0
RESETn ENC_RESETn DEMOD_RESETn MOD_RESETn FS_RESETn XOSC16M_BYPASS
1 1 1 1 1 0 0
R/W R/W R/W R/W R/W W0 R/W
Chipcon AS SmartRF(R) CC2420 Preliminary Datasheet (rev 1.2), 2004-06-09
Page 62 of 87
SmartRF (R) CC2420
MDMCTRL0 (0x11) - Modem Control Register 0
Bit Field Name Reset R/W Description Reserved, write as 0 Mode for accepting reserved IEE 802.15.4 frame types when address recognition is enabled (MDMCTRL0.ADR_DECODE = 1). 0 : Reserved frame types (100, 101, 110, 111) are rejected by address recognition. 1 : Reserved frame types (100, 101, 110, 111) are always accepted by address recognition. No further address decoding is done. When address recognition is disabled (MDMCTRL0.ADR_DECODE = 0), all frames are received and RESERVED_FRAME_MODE is don't care.
15:14 13
RESERVED_FRAME_MODE
0 0
W0 R/W
12
PAN_COORDINATOR
0
R/W
Should be set high when the device is a PAN Coordinator. Used for filtering packets with no desitination address, as speccified in section 7.5.6.2 in 802.15.4, D18 Hardware Address decode enable. 0 : Address decoding is disabled 1 : Address decoding is enabled
11
ADR_DECODE
1
R/W
10:8 7:6
CCA_HYST[2:0] CCA_MODE[1:0]
2 3
R/W R/W
CCA Hysteresis in dB, values 0 through 7 dB 0 : Reserved 1 : CCA=1 when RSSI_VAL < CCA_THR - CCA_HYST CCA=0 when RSSI_VAL CCA_THR 2 : CCA=1 when not receiving valid IEEE 802.15.4 data, CCA=0 otherwise 3 : CCA=1 when RSSI_VAL < CCA_THR - CCA_HYST andnot receiving valid IEEE 802.15.4 data. CCA=0 when RSSI_VAL CCA_THR or receiving a packet In packet mode a CRC-16 (ITU-T) is calculated and is transmitted after the last data byte in TX. In RX CRC is calculated and checked for validity. If AUTOACK is set, all packets accepted by address recognition with the acknowledge request flag set and a valid CRC are ack'ed 12 symbol periods after being received. The number of preamble bytes (2 zero-symbols) to be sent in TX mode prior to the SYNCWORD, encoded in steps of 2. The reset th value of 2 is compliant with IEEE 802.15.4, since the 4 zero byte is included in the SYNCWORD. 0 : 1 leading zero bytes (not recommended) 1 : 2 leading zero bytes (not recommended) 2 : 3 leading zero bytes (IEEE 802.15.4 compliant) 3 : 4 leading zero bytes ... 15 : 16 leading zero bytes
5
AUTOCRC
1
R/W
4
AUTOACK
0
R/W
3:0
PREAMBLE_LENGTH [3:0]
2
R/W
Chipcon AS SmartRF(R) CC2420 Preliminary Datasheet (rev 1.2), 2004-06-09
Page 63 of 87
SmartRF (R) CC2420
MDMCTRL1 (0x12)- Modem Control Register 1
Bit Field Name Reset R/W Description Reserved, write as 0. Demodulator correlator threshold value, required before SFD search. Should always be set to 20. Frequency offset average filter behaviour. 0 : Lock frequency offset filter after preamble match 1 : Continuously update frequency offset filter.
15:11 10:6 5
CORR_THR[4:0] DEMOD_AVG_MODE
0 0 0
W0 R/W R/W
4
MODULATION_MODE
0
R/W
Set one of two RF modulation modes for RX / TX 0 : IEEE 802.15.4 compliant mode 1 : Reversed phase, non-IEEE compliant (could be used to set up a system which will not receive 802.15.4 packets)
3:2
TX_MODE[1:0]
0
R/W
Set test modes for TX 0 : Buffered mode, use TXFIFO (normal operation) 1 : Serial mode, use transmit data on serial interface, infinite transmission. For lab testing only. 2 : TXFIFO looping ignore underflow in TXFIFO and read cyclic, infinite transmission. For lab testing only. 3 : Send random data from CRC, infinite transmission. For lab testing only.
1:0
RX_MODE[1:0]
0
R/W
Set test mode of RX 0 : Buffered mode, use RXFIFO (normal operation) 1 : Receive serial mode, output received data on pins. Infinite RX. For lab testing only. 2 : RXFIFO looping ignore overflow in RXFIFO and write cyclic, infinite reception. For lab testing only. 3 : Reserved
RSSI (0x13) - RSSI and CCA Status and Control Register
Bit Field Name Reset R/W Description Clear Channel Assessment threshold value, signed number on 2's complement for comparison with the RSSI. The unit is 1 dB, offset is the same as for RSSI_VAL. The CCA signal goes high when the received signal is below this value. The CCA signal is available on the CCA pin. The reset value is approximately -77 dBm.
15:8
CCA_THR[7:0]
-32
R/W
7:0
RSSI_VAL[7:0]
-128
R
RSSI estimate on a logarithmic scale, signed number on 2's complement. Unit is 1 dB, offset is described in the RSSI / Energy Detection section on page 47. The RSSI_VAL value is averaged over 8 symbol periods. The RSSI_VALID status bit may be checked to verify that the receiver has been enabled for at least 8 symbol periods. The reset value of -128 also indicates that the RSSI_VAL value is invalid.
Chipcon AS SmartRF(R) CC2420 Preliminary Datasheet (rev 1.2), 2004-06-09
Page 64 of 87
SmartRF (R) CC2420
SYNCWORD (0x14) - Sync Word
Bit Field Name Reset R/W Description Synchronisation word. The SYNCWORD is processed from the least significant nibble (F at reset) to the most significant nibble (A at reset).
SYNCWORD is used both during modulation (where 0xF's are replaced with 0x0's) and during demodulation (where 0xF's are not required for frame synchronisation). In reception an implicit zero is required before the first symbol required by SYNCWORD.
15:0
SYNCWORD[15:0]
0xA70F
R/W
The reset value is compliant with IEEE 802.15.4.
TXCTRL (0x15) - Transmit Control Register
Bit Field Name Reset R/W Description TX mixer buffer bias current. 0: 690uA 1: 980uA 2: 1.16mA (nominal) 3: 1.44mA
15:14
TXMIXBUF_CUR[1:0]
2
R/W
13
TX_TURNAROUND
1
R/W
Sets the wait time after STXON before transmission is started. 0 : 8 symbol periods (128 us) 1 : 12 symbol periods (192 us)
12:11 10:9
TXMIX_CAP_ARRAY[1:0] TXMIX_CURRENT[1:0]
0 0
R/W R/W
Selects varactor array settings in the transmit mixers. Transmit mixers current: 0: 1.72 mA 1: 1.88 mA 2: 2.05 mA 3: 2.21 mA
8:6
PA_CURRENT[2:0]
3
R/W
Current programming of the PA 0: -3 current adjustment 1: -2 current adjustment 2: -1 current adjustment 3: Nominal setting 4: +1 current adjustment 5: +2 current adjustment 6: +3 current adjustment 7: +4 current adjustment
5 4:0
PA_LEVEL[4:0]
1 31
W1 R/W
Reserved, write as 1. Output PA level. (~0 dBm)
Chipcon AS SmartRF(R) CC2420 Preliminary Datasheet (rev 1.2), 2004-06-09
Page 65 of 87
SmartRF (R) CC2420
RXCTRL0 (0x16) - Receive control register 0
Bit Field Name Reset R/W Description Reserved, write as 0. RX mixer buffer bias current. 0: 690uA 1: 980uA (nominal) 2: 1.16mA 3: 1.44mA
15:14 13:12
RXMIXBUF_CUR[1:0]
0 1
W0 R/W
11:10
HIGH_LNA_GAIN[1:0]
0
R/W
Controls current in the LNA gain compensation branch in AGC High gain mode. 0: Compensation disabled 1: 100 A compensation current 2: 300 A compensation current (Nominal) 3: 1000 A compensation current
9:8 7:6 5:4
MED_LNA_GAIN[1:0] LOW_LNA_GAIN[1:0] HIGH_LNA_CURRENT[1:0]
2 3 2
R/W R/W R/W
Controls current in the LNA gain compensation branch in AGC Med gain mode. Controls current in the LNA gain compensation branch in AGC Low gain mode Controls main current in the LNA in AGC High gain mode 0: 240 A LNA current (x2) 1: 480 A LNA current (x2) 2: 640 A LNA current (x2) 3: 1280 A LNA current (x2)
3:2 1:0
MED_LNA_CURRENT[1:0] LOW_LNA_CURRENT[1:0]
1 1
R/W R/W
Controls main current in the LNA in AGC Med gain mode Controls main current in the LNA in AGC Low gain mode
Chipcon AS SmartRF(R) CC2420 Preliminary Datasheet (rev 1.2), 2004-06-09
Page 66 of 87
SmartRF (R) CC2420
RXCTRL1 (0x17) - Receive control register 1
Bit Field Name Reset R/W Description Reserved, write as 0. Controls reference bias current to RX bandpass filters: 0: 4 uA (Default) 1: 3 uA
15:14 13
RXBPF_LOCUR
0 0
W0 R/W
12
RXBPF_MIDCUR
0
R/W
Controls reference bias current to RX bandpass filters: 0: 4 uA (Default) 1: 3.5 uA
11 10 9 8 7:6
LOW_LOWGAIN MED_LOWGAIN HIGH_HGM MED_HGM LNA_CAP_ARRAY[1:0]
1 0 1 0 1
R/W R/W R/W R/W R/W
LNA low gain mode setting in AGC low gain mode. LNA low gain mode setting in AGC medium gain mode. RX Mixers high gain mode setting in AGC high gain mode. RX Mixers high gain mode setting in AGC medium gain mode. Selects varactor array setting in the LNA 0: OFF 1: 0.1pF (x2) (Nominal) 2: 0.2pF (x2) 3: 0.3pF (x2)
5:4
RXMIX_TAIL[1:0]
1
R/W
Control of the receiver mixers output current. 0: 12 A 1: 16 A (Nominal) 2: 20 A 3: 24 A
3:2
RXMIX_VCM[1:0]
1
R/W
Controls VCM level in the mixer feedback loop 0: 8 A mixer current 1: 12 A mixer current (Nominal) 2: 16 A mixer current 3: 20 A mixer current
1:0
RXMIX_CURRENT[1:0]
2
R/W
Controls current in the mixer 0: 360 A mixer current (x2) 1: 720 A mixer current (x2) 2: 900 A mixer current (x2) (Nominal) 3: 1260 A mixer current (x2)
Chipcon AS SmartRF(R) CC2420 Preliminary Datasheet (rev 1.2), 2004-06-09
Page 67 of 87
SmartRF (R) CC2420
FSCTRL (0x18) - Frequency Synthesizer Control and Status
Bit Field Name Reset R/W Description Number of consecutive reference clock periods with successful synchronisation windows required to indicate lock: 0: 64 1: 128 (recommended) 2: 256 3: 512
15:14
LOCK_THR[1:0]
1
R/W
13 12 11
CAL_DONE CAL_RUNNING LOCK_LENGTH
0 0 0
R R R/W
Calibration has been performed since the last time the frequency synthesizer was turned on. Calibration status, '1' when calibration in progress and `0' otherwise. Synchronisation window pulse width: 0: 2 prescaler clock periods (recommended) 1: 4 prescaler clock periods
10
LOCK_STATUS
0
R
Frequency synthesizer lock status: 0 : Frequency synthesizer is out of lock 1 : Frequency synthesizer is in lock
9:0
FREQ[9:0]
357
R/W
Frequency control word, controlling the RF operating frequency FC. In transmit mode, the local oscillator (LO) frequency equals FC. In receive mode, the LO frequency is 2 MHz below FC. FC = 2048 + FREQ[9:0] MHz See the Frequency and Channel Programming section on page 49 for further information.
(2405 MHz)
Chipcon AS SmartRF(R) CC2420 Preliminary Datasheet (rev 1.2), 2004-06-09
Page 68 of 87
SmartRF (R) CC2420
SECCTRL0 (0x19) - Security Control Register
Bit Field Name Reset R/W Description Reserved, write as 0 Protection enable of the RXFIFO, see description in the RXFIFO overflow section on page 31. Should be cleared if MAC level security is not used or is implemented outside CC2420. Defines what to use for the first byte in CBC-MAC (does not apply to CBC-MAC part of CCM): 0 : Use the first data byte as the first byte into CBC-MAC 1 : Use the length of the data to be authenticated (calculated as (the packet length field - SEC_TXL - 2) for tx or using SEC_RXL for rx) as the first byte into CBC-MAC (before the first data byte). This bit should be set high for CBC-MAC 802.15.4 inline security.
15:10 9
RXFIFO_PROTECTION
0 1
W0 R/W
8
SEC_CBC_HEAD
1
R/W
7
SEC_SAKEYSEL
1
R/W
Stand Alone Key select 0 : Key 0 is used 1 : Key 1 is used
6
SEC_TXKEYSEL
1
R/W
TX Key select 0 : Key 0 is used 1 : Key 1 is used
5
SEC_RXKEYSEL
0
R/W
RX Key select 0 : Key 0 is used 1 : Key 1 is used
4:2
SEC_M[2:0]
1
R/W
Number of bytes in authentication field for CBC-MAC, encoded as (M-2)/2 0 : Reserved 1:4 2:6 3:8 4 : 10 5 : 12 6 : 14 7 : 16
1:0
SEC_MODE[1:0]
0
R/W
Security mode 0 : In-line security is disabled 1 : CBC-MAC 2 : CTR 3 : CCM
Chipcon AS SmartRF(R) CC2420 Preliminary Datasheet (rev 1.2), 2004-06-09
Page 69 of 87
SmartRF (R) CC2420
SECCTRL1 (0x1A) - Security Control Register
Bit Field Name Reset R/W Description Reserved, write as 0 Multi-purpose length byte for TX in-line security operations: CTR : Number of cleartext bytes between length byte and the first byte to be encrypted CBC/MAC : Number of cleartext bytes between length byte and the first byte to be authenticated CCM : l(a), defining the number of bytes to be authenticated but not encrypted Stand-alone : SEC_TXL has no effect
15 14:8
SEC_TXL
0 0
W0 R/W
7 6:0
SEC_RXL
0 0
W0 R/W
Reserved, write as 0 Multi-purpose length byte for RX in-line security operations: CTR : Number of cleartext bytes between length byte and the first byte to be decrypted CBC/MAC : Number of cleartext bytes between length byte and the first byte to be authenticated CCM : l(a), defining the number of bytes to be authenticated but not decrypted Stand-alone : SEC_RXL has no effect
BATTMON (0x1B) - Battery Monitor Control register
Bit Field Name Reset R/W Description Reserved, write as 0 Battery monitor comparator output, read only. BATT_OK is valid 5 us after BATTMON_EN has been asserted and BATTMON_VOLTAGE has been programmed. 0 : Power supply < Toggle Voltage 1 : Power supply > Toggle Voltage
15:7 6
BATT_OK
0 0
W0 R
5
BATTMON_EN
0
R/W
Battery monitor enable 0 : Battery monitor is disabled 1 : Battery monitor is enabled
4:0
BATTMON_VOLTAGE [4:0]
0
R/W
Battery monitor toggle voltage. The toggle voltage is given by:
V
toggle
= 1.25 V
72 - BATTMON_VOLTAGE 27
Chipcon AS SmartRF(R) CC2420 Preliminary Datasheet (rev 1.2), 2004-06-09
Page 70 of 87
SmartRF (R) CC2420
IOCFG0 (0x1C) - I/O Configuration Register 0
Bit Field Name Reset R/W Description Reserved, write as 0 Accept all beacon frames when address recognition is enabled. This bit should be set when the PAN identifier programmed into CC2420 RAM is equal to 0xFFFF and cleared otherwise. This bit is don't care when MDMCTRL0.ADR_DECODE = 0. 0 : Only accept beacons with a source PAN identifier which matches the PAN identifier programmed into CC2420 RAM 1 : Accept all beacons regardless of the source PAN identifier
15:12 11
BCN_ACCEPT
0 0
W0 R/W
10
FIFO_POLARITY
0
R/W
Polarity of the output signal FIFO. 0 : Polarity is as described in the specification 1 : Polarity is inverted as compared to the specification
9
FIFOP_POLARITY
0
R/W
Polarity of the output signal FIFOP. 0 : Polarity is as described in the specification 1 : Polarity is inverted as compared to the specification
8
SFD_POLARITY
0
R/W
Polarity of the SFD pin. 0 : Polarity is as described in the specification 1 : Polarity is inverted as compared to the specification
7 6:0
CCA_POLARITY FIFOP_THR[6:0]
0 64
R/W R/W
Polarity of the CCA pin. FIFOP_THR sets the threshold in number of bytes in the RXFIFO for FIFOP to go high.
IOCFG1 (0x1D) - I/O Configuration Register 1
Bit Field Name Reset R/W Description Reserved, write as 0 The HSSD module is used as follows: 0: Off. 1: Output AGC status (gain setting / peak detector status / accumulator value) 2: Output ADC I and Q values. 3: Output I/Q after digital downmix and channel filtering. 4: Reserved 5: Reserved 6: Input ADC I and Q values 7: Input DAC I and Q values. The HSSD module requires that the FS is up and running as it uses CLK_PRE (~150 MHZ) to produce its ~37.5 MHz data clock and serialize its output words.
15:13 12:10
HSSD_SRC[2:0]
0 0
W0 R/W
9:5 4:0
SFDMUX[4:0] CCAMUX[4:0]
0 0
R/W R/W
Multiplexer setting for the SFD pin. Multiplexer setting for the CCA pin.
MANFIDL (0x1E) - Manufacturer ID, Lower 16 Bit
Bit Field Name Reset R/W Description The device part number. CC2420 has part number 0x002. Gives the JEDEC manufacturer ID. The actual manufacturer ID can be found in MANIFID[7:1], the number of continuation bytes in MANFID[11:8] and MANFID[0]=1. Chipcon's JEDEC manufacturer ID is 0x7F 0x7F 0x7F 0x9E (0x1E preceeded by three continuation bytes.)
15:12 11:0
PARTNUM[3:0] MANFID[11:0]
2 0x33D
R R
Chipcon AS SmartRF(R) CC2420 Preliminary Datasheet (rev 1.2), 2004-06-09
Page 71 of 87
SmartRF (R) CC2420
MANFIDH (0x1F) - Manufacturer ID, Upper 16 Bit
Bit Field Name Reset R/W Description Version number. Current version is 2. The device part number. CC2420 has part number 0x002.
15:12 11:0
VERSION[3:0] PARTNUM[15:4]
2 0
R R
FSMTC (0x20) - Finite state machine time constants
Bit Field Name Reset R/W Description The time in 5 us steps between the time the RX chain is enabled and the demodulator and AGC is enabled. The RX chain is started when the bandpass filter has been calibrated (after 6.5 symbol periods). The time in advance the RXTX switch is set high, before enabling TX. In s. The time in advance the PA is powered up before enabling TX. In s. The time after the last chip in the packet is sent, and the rxtx switch is disabled. In s. The time after the last chip in the packet is sent, and the PA is set in power-down. Also the time at which the modulator is disabled. In s.
15:13
TC_RXCHAIN2RX[2:0]
3
R/W
12:10 9:6 5:3 2:0
TC_SWITCH2TX[2:0] TC_PAON2TX[3:0] TC_TXEND2SWITCH[2:0] TC_TXEND2PAOFF[2:0]
6 10 2 4
R/W R/W R/W R/W
Chipcon AS SmartRF(R) CC2420 Preliminary Datasheet (rev 1.2), 2004-06-09
Page 72 of 87
SmartRF (R) CC2420
MANAND (0x21) - Manual signal AND override register1
Bit Field Name Reset R/W Description The VGA_RESET_N signal is used to reset the peak detectors in the VGA in the RX chain. Global bias power down (1) The BALUN_CTRL signal controls whether the PA should receive its required external biasing (1) or not (0) by controlling the RX/TX output switch. RXTX signal: controls whether the LO buffers (0) or PA buffers (1) should be used. Powerdown of prescaler. Powerdown of PA (negative path). Powerdown of PA (positive path). When PA_N_PD=1 and PA_P_PD=1 the up-conversion mixers are in powerdown. Powerdown of TX DACs.
15 14 13
VGA_RESET_N BIAS_PD BALUN_CTRL
1 1 1
R/W R/W R/W
12 11 10 9 8 7 6 5 4 3 2 1 0
RXTX PRE_PD PA_N_PD PA_P_PD DAC_LPF_PD XOSC16M_PD RXBPF_CAL_PD CHP_PD FS_PD ADC_PD VGA_PD RXBPF_PD LNAMIX_PD
1 1 1 1 1 1 1 1 1 1 1 1 1
R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W
Powerdown control of complex bandpass receive filter calibration oscillator. Powerdown control of charge pump. Powerdown control of VCO, I/Q generator, LO buffers. Powerdown control of the ADCs. Powerdown control of the VGA. Powerdown control of complex bandpass receive filter. Powerdown control of LNA, down-conversion mixers and frontend bias.
For some important signals the value used by analog and digital modules can be overridden manually. This is done as follows for the hypothetical important signal IS:
IS_USED = (IS * IS_AND_MASK) + IS_OR_MASK,
1
using boolean notation. The AND-mask and OR-mask for the important signals listed resides in the MANAND and MANOR registers, respectively. Examples: * * Writing 0xFFFE to MANAND and 0x0000 to MANOR will force LNAMIX_PD0 whereas all other signals will be unaffected. Writing 0xFFFF to MANAND and 0x0001 to MANOR will force LNAMIX_PD1 whereas all other signals will be unaffected.
Chipcon AS SmartRF(R) CC2420 Preliminary Datasheet (rev 1.2), 2004-06-09
Page 73 of 87
SmartRF (R) CC2420
MANOR (0x22) - Manual signal OR override register
Bit Field Name Reset R/W Description The VGA_RESET_N signal is used to reset the peak detectors in the VGA in the RX chain. Global Bias power down (1) The BALUN_CTRL signal controls whether the PA should receive its required external biasing (1) or not (0) by controlling the RX/TX output switch. RXTX signal: controls whether the LO buffers (0) or PA buffers (1) should be used. Powerdown of prescaler. Powerdown of PA (negative path). Powerdown of PA (positive path). When PA_N_PD=1 and PA_P_PD=1 the up-conversion mixers are in powerdown. Powerdown of TX DACs.
15 14 13
VGA_RESET_N BIAS_PD BALUN_CTRL
0 0 0
R/W R/W R/W
12 11 10 9 8 7 6 5 4 3 2 1 0
RXTX PRE_PD PA_N_PD PA_P_PD DAC_LPF_PD XOSC16M_PD RXBPF_CAL_PD CHP_PD FS_PD ADC_PD VGA_PD RXBPF_PD LNAMIX_PD
0 0 0 0 0 0 0 0 0 0 0 0 0
R/W R/W R/W R/W R/W
R/W R/W R/W R/W R/W R/W R/W
Powerdown control of complex bandpass receive filter calibration oscillator. Powerdown control of charge pump. Powerdown control of VCO, I/Q generator, LO buffers. Powerdown control of the ADCs. Powerdown control of the VGA. Powerdown control of complex bandpass receive filter. Powerdown control of LNA, down-conversion mixers and frontend bias.
AGCCTRL (0x23) - AGC Control
Bit Field Name Reset R/W Description Reserved, write as 0 Use the VGA_GAIN value during RX instead of the AGC value. When written, VGA manual gain override value; when read, the currently used VGA gain setting. LNA / Mixer Gain mode override setting 0 : Gain mode is set by AGC algorithm 1 : Gain mode is always low-gain 2 : Gain mode is always med-gain 3 : Gain mode is always high-gain
15:12 11 10:4 3:2
VGA_GAIN_OE VGA_GAIN [6:0] LNAMIX_GAINMODE_O [1:0]
0 0 0x7F 0
W0 R/W R/W R/W
1:0
LNAMIX_GAINMODE [1:0]
0
R
Status bit, defining the currently selected gainmode selected by the AGC or overridden by the LNAMIX_GAINMODE_O setting.
AGCTST0 (0x24) - AGC Test Register 0
Bit Field Name Reset R/W Description Hysteresis on the switching between different RF frontend gain modes, defined in 2 dB steps Threshold for switching between medium and high RF frontend gain mode, defined in 2 dB steps Threshold for switching between low and medium RF frontend i d d fi d i 2 dB t Page 74 of 87
15:12 11:6 5:0
LNAMIX_HYST[3:0] LNAMIX_THR_H[5:0] LNAMIX_THR_L[5:0]
3 25 9
R/W R/W R/W
Chipcon AS SmartRF(R) CC2420 Preliminary Datasheet (rev 1.2), 2004-06-09
SmartRF (R) CC2420
Bit Field Name Reset R/W Description gain mode, defined in 2 dB steps
AGCTST1 (0x25) - AGC Test Register 1
Bit Field Name Reset R/W Description Reserved, write as 0 Set the VGA blanking mode when switching out a gainstage When VGA_GAIN_OE = 0: 0 : Blanking is performed when the AGC algorithm switches out one or more 14dB gain stages. 1 : Blanking is never performed. When VGA_GAIN_OE = 1: Blanking is performed when AGC_BLANK_MODE=1
15 14
AGC_BLANK_MODE
0 0
W0 R/W
13 12:11 10:8
PEAKDET_CUR_BOOST AGC_SETTLE_WAIT[1:0] AGC_PEAK_DET_MODE [2:0]
0 1 0
R/W R/W R/W
Doubles the bias current in the peak-detectors in-between the VGA stages when set. Timing for AGC to wait for analog gain to settle. Sets the AGC mode for use of the VGA peak detectors: Bit 2 : Digital ADC peak detector enable / disable Bit 1 : Analog fixed stages peak detector enable / disable Bit 0 : Analog varliable gain stage peak detector enable / disable
7:6
AGC_WIN_SIZE[1:0]
1
R/W
Window size for the accumulate and dump function in the AGC. 0 : 8 samples 1 : 16 samples 2 : 32 samples 3 : 64 samples
5:0
AGC_REF[5:0]
20
R/W
Target value for the AGC control loop, given in 2 dB steps. Reset value corresponds to approximately 25% of the ADC dynamic range in reception.
AGCTST2 (0x26) - AGC Test Register 2
Bit Field Name Reset R/W Description Reserved, write as 0 MED2HIGHGAIN sets the difference in the receiver LNA/MIXER gain from medium gain mode to high gain mode, used by the AGC for setting the correct frontend gain mode. LOW2MEDGAIN sets the difference in the receiver LNA/MIXER gain from low gain mode to medium gain mode, used by the AGC for setting the correct frontend gain mode.
15:10 9:5
MED2HIGHGAIN[4:0]
0 9
W0 R/W
4:0
LOW2MEDGAIN[4:0]
10
R/W
Chipcon AS SmartRF(R) CC2420 Preliminary Datasheet (rev 1.2), 2004-06-09
Page 75 of 87
SmartRF (R) CC2420
FSTST0 (0x27) - Frequency Synthesizer Test Register 0
Bit Field Name Reset R/W Description Reserved, write as 0 When '1' this control bit doubles the time allowed for VCO settling during VCO calibration. VCO array manual override enable. VCO array override value. The resulting VCO array setting from the last calibration.
15:12 11 10 9:5 4:0
VCO_ARRAY_SETTLE_LONG VCO_ARRAY_OE VCO_ARRAY_O[4:0] VCO_ARRAY_RES[4:0]
0 0 0 16 -
W0 R/W R/W R/W R
FSTST1 (0x28) - Frequency Synthesizer Test Register 1
Bit Field Name Reset R/W Description 0 : VCO calibration is always performed when going to RX or when going to TX. 1 : VCO calibration is only performed when going to RX or when using the STXCAL command strobe When `1' this control bit doubles the time allowed for VCO frequency measurements during VCO calibration. 0 : PLL Calibration time is 37 us 1 : PLL Calibration time is 57 us
15
VCO_TX_NOCAL
0
R/W
14
VCO_ARRAY_CAL_LONG
1
R/W
13:10 9:4 3
VCO_CURRENT_REF[3:0] VCO_CURRENT_K[5:0] VC_DAC_EN
4 0 0
R/W R/W R/W
The value of the reference current calibrated against during VCO calibration. VCO current calibration constant. (current B override value when FSTST2.VCO_CURRENT_OE=1.) Controls the source of the VCO VC node in normal operation (TOPTST.VC_IN_TEST_EN=0): 0: Loop filter (closed loop PLL) 1: VC DAC (open loop PLL)
2:0
VC_DAC_VAL[2:0]
2
R/W
VC DAC output value
FSTST2 (0x29) - Frequency Synthesizer Test Register 2
Bit Field Name Reset R/W Description Reserved, write as 0. VCO current calibration speed: 0: Normal 1: Double speed 2: Half speed 3: Undefined.
15 14:13
VCO_CURCAL_SPEED[1:0]
0 0
W0 R/W
12 11:6 5:0
VCO_CURRENT_OE VCO_CURRENT_O[5:0] VCO_CURRENT_RES[5:0]
0 24 -
R/W R/W R
VCO current manual override enable. VCO current override value (current A). The resulting VCO current setting from last calibration.
Chipcon AS SmartRF(R) CC2420 Preliminary Datasheet (rev 1.2), 2004-06-09
Page 76 of 87
SmartRF (R) CC2420
FSTST3 (0x2A) - Frequency Synthesizer Test Register 3
Bit Field Name Reset R/W Description Disable charge pump during VCO calibration when set. Charge pump current override enable 0 : Charge pump current set by calibration 1 : Charge pump current set by START_CHP_CURRENT
15 14
CHP_CAL_DISABLE CHP_CURRENT_OE
1 0
R/W R/W
13 12 11 10
CHP_TEST_UP CHP_TEST_DN CHP_DISABLE PD_DELAY
0 0 0 0
R/W R/W R/W R/W
Forces the CHP to output "up" current when set Forces the CHP to output "down" current when set Set to manually disable charge pump by masking the up and down pulses from the phase-detector. Selects short or long reset delay in phase detector: 0: Short reset delay 1: Long reset delay
9:8
CHP_STEP_PERIOD[1:0]
2
R/W
The charge pump current value step period: 0: 0.25 us 1: 0.5 us 2: 1 us 3: 4 us
7:4
STOP_CHP_CURRENT[3:0]
13
R/W
The charge pump current to stop at after the current is stepped down from START_CHP_CURRENT after VCO calibration is complete. The current is stepped down periodically with intervals as defined in CHP_STEP_PERIOD. The charge pump current to start with after VCO calibration is complete. The current is then stepped down periodically to the value STOP_CHP_CURRENT with intervals as defined in CHP_STEP_PERIOD. Also used for overriding the charge pump current when CHP_CURRENT_OE='1'
3:0
START_CHP_CURRENT[3:0]
13
R/W
RXBPFTST (0x2B) - Receiver Bandpass Filters Test Register
Bit Field Name Reset R/W Description Reserved, write as 0. RX bandpass filter capacitance calibration override enable. RX bandpass filter capacitance calibration override value. RX bandpass filter capacitance calibration result. 0 Minimum capacitance in the feedback. 1: Second smallest capacitance setting. ... 127: Maximum capacitance in the feedback.
15 14 13:7 6:0
RXBPF_CAP_OE RXBPF_CAP_O[6:0] RXBPF_CAP_RES[6:0]
0 0 0 -
W0 R/W R/W R
FSMSTATE (0x2C) - Finite state machine information
Bit Field Name Reset R/W Description Reserved, write as 0. Gives the current state of the FIFO and Frame Control (FFCTRL) finite state machine. See the Radio control state machine section on page 42 for details.
15:6 5:0
FSM_CUR_STATE[5:0]
0 -
W0 R
Chipcon AS SmartRF(R) CC2420 Preliminary Datasheet (rev 1.2), 2004-06-09
Page 77 of 87
SmartRF (R) CC2420
ADCTST (0x2D) - ADC Test Register
Bit Field Name Reset R/W Description ADC Clock Disable 0 : Clock enabled when ADC enabled 1 : Clock disabled, even if ADC is enabled
15
ADC_CLOCK_DISABLE
0
R/W
14:8 7 6:0
ADC_I[6:0] ADC_Q[6:0]
0 -
R W0 R
Read the current ADC I-branch value. Reserved, write as 0. Read the current ADC Q-branch value.
DACTST (0x2E) - DAC Test Register
Bit Field Name Reset R/W Description Reserved, write as 0. The TX DACs data source is selected by DAC_SRC according to: 0: Normal operation (from modulator). 1: The DAC_I_O and DAC_Q_O override values below.2: From ADC, most significant bits 3: I/Q after digital downmixing and channel filtering. 4: Full-spectrum White Noise (from CRC) 5: From ADC, least significant bits 6: RSSI / Cordic Magnitude Output 7: HSSD module. This feature will often require the DACs to be manually turned on in MANOR and TOPTST.ATESTMOD_MODE=4.
15 14:12
DAC_SRC[2:0]
0 0
W0 R/W
11:6 5:0
DAC_I_O[5:0] DAC_Q_O[5:0]
0 0
R/W R/W
I-branch DAC override value. Q-branch DAC override value.
Chipcon AS SmartRF(R) CC2420 Preliminary Datasheet (rev 1.2), 2004-06-09
Page 78 of 87
SmartRF (R) CC2420
TOPTST (0x2F) - Top Level Test Register
Bit Field Name Reset R/W Description Reserved, write as 0. Enable BIST of the RAM 0 : RAM BIST disabled, normal operation 1 : RAM BIST Enabled. Result output to pin, as set in IOCFG1.
15:8 7
RAM_BIST_RUN
0 0
W0 R/W
6 5
TEST_BATTMON_EN VC_IN_TEST_EN
0 0
R/W R/W
Enable test output of the battery monitor. When ATESTMOD_MODE=7 this controls whether the ATEST2 in is used to output the VC node voltage (0) or to control the VC node voltage (1). Powerdown of analog test module. 0 : Power up 1 : Power down
4
ATESTMOD_PD
1
R/W
3:0
ATESTMOD_MODE[3:0]
When ATESTMOD_PD=0, the function of the analog test module is as follows: 0: Outputs "I" (ATEST1) and "Q" (ATEST2) from RxMIX. 1: Inputs "I" (ATEST2) and "Q" (ATEST1) to BPF. 2: Outputs "I" (ATEST1) and "Q" (ATEST2) from VGA. 3: Inputs "I" (ATEST2) and "Q" (ATEST1) to ADC. 4: Outputs "I" (ATEST1) and "Q" (ATEST2) from LPF. 5: Inputs "I" (ATEST2) and "Q" (ATEST1) to TxMIX. 6: Outputs "P" (ATEST1) and "N" (ATEST2) from Prescaler. Must be terminated externally. 7: Connects TX IF to RX IF and simultaneously the ATEST1 pin to the internal VC node (see VC_IN_TEST_EN). 8. Connect ATEST1 (input) to ATEST2 (output) through single2diff and diff2single buffers, used for measurements on the test-interface
RESERVED (0x30) - Reserved register containing spare control and status bits
Bit Field Name Reset R/W Description Reserved for future use
15:0
RES[15:0]
0
R/W
TXFIFO (0x3E) - Transmit FIFO Byte register
Bit Field Name Reset R/W Description Transmit FIFO byte register, write only. Reading the TXFIFO is only possible using RAM read. Note that the crystal oscillator must be running for writing to the TXFIFO.
7:0
TXFIFO[7:0]
-
W
RXFIFO (0x3F) - Receive FIFO Byte register
Bit Field Name Reset R/W Description Receive FIFO byte register, read / write. Note that the crystal oscillator must be running for accessing the RXFIFO.
7:0
RXFIFO[7:0]
-
R/W
Chipcon AS SmartRF(R) CC2420 Preliminary Datasheet (rev 1.2), 2004-06-09
Page 79 of 87
SmartRF (R) CC2420
Test Output Signals
The two digital output pins SFD and CCA, can be set up to output test signals IOCFG1.SFDMUX and defined by IOCFG1.CCAMUX. This is summarized in Table 12 and Table 13 below.
SFDMUX
Signal output on SFD pin SFD ADC_Q[0] DEMOD_RESYNC_LATE LOCK_STATUS MOD_CHIPCLK MOD_SERIAL_CLK FFCTRL_FS_PD FFCTRL_ADC_PD FFCTRL_VGA_PD FFCTRL_RXBPF_PD FFCTRL_LNAMIX_PD FFCTRL_PA_P_PD AGC_UPDATE VGA_PEAK_DET[1] VGA_PEAK_DET[3] AGC_LNAMIX_GAINMODE[1] AGC_VGA_GAIN[1] VGA_RESET_N CLK_8M XOSC16M_STABLE FSDIG_FREF FSDIG_FPLL FSDIG_LOCK_WINDOW WINDOW_SYNC CLK_ADC ZERO ONE
Description Normal operation ADC, Q-branch, LSB used for random number generation High one 16 MHz clock cycle each time the demodulator resynchronises late Lock status, same as FSCTRL.LOCK_STATUS Chip rate clock signal during transmission Bit rate clock signal during transmission Frequency synthesizer power down, active high ADC power down, active high VGA power down, active high Receiver bandpass filter power down, active high Receiver LNA / Mixer power down, active high Power amplifier power down, active high High one 16 MHz clock cycle each time the AGC updates its gain setting VGA Peak detector, gain stage 1 VGA Peak detector, gain stage 3 RF receiver frontend gain mode, bit 1 VGA gain setting, bit 1 VGA peakdetector reset signa, active low. Reserved Reserved Reserved Reserved Reserved 8 MHz clock signal output 16 MHz crystal oscillator stabilised, same as the status bit in Table 5 Frequency synthesizer, 4 MHz reference signal Frequency synthesizer, 4 MHz divided signal Frequency synthesizer, lock window Frequency synthesizer, synchronized lock window ADC clock signal 1 Low High
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
Table 12. SFD test signal select table
Chipcon AS SmartRF(R) CC2420 Preliminary Datasheet (rev 1.2), 2004-06-09
Page 80 of 87
SmartRF (R) CC2420
CCAMUX
Signal output on CCA pin CCA ADC_I[0] DEMOD_RESYNCH_EARLY LOCK_STATUS MOD_CHIP MOD_SERIAL_DATA_OUT FFCTRL_FS_PD FFCTRL_ADC_PD FFCTRL_VGA_PD FFCTRL_RXBPF_PD FFCTRL_LNAMIX_PD FFCTRL_PA_P_PD VGA_PEAK_DET[0] VGA_PEAK_DET[2] VGA_PEAK_DET[4] AGC_LNAMIX_GAINMODE[0] AGC_VGA_GAIN[0] RXBPF_CAL_CLK PD_F_COMP FSDIG_FREF FSDIG_FPLL FSDIG_LOCK_WINDOW WINDOW_SYNC CLK_ADC_DIG ZERO ONE
Description Normal operation ADC, I-branch, LSB used for random number generation High one 16 MHz clock cycle each time the demodulator resynchronises early Lock status, same as FSCTRL.LOCK_STATUS Chip rate data signal during transmission Bit rate data signal during transmission Frequency synthesizer power down, active high ADC power down, active high VGA power down, active high Receiver bandpass filter power down, active high Receiver LNA / Mixer power down, active high Power amplifier power down, active high VGA Peak detector, gain stage 0 VGA Peak detector, gain stage 2 VGA Peak detector, gain stage 4 RF receiver frontend gain mode, bit 0 VGA gain setting, bit 0 Receiver bandpass filter calibration clock Reserved Reserved Reserved Reserved Reserved Reserved Frequency synthesizer frequency comparator value Frequency synthesizer, 4 MHz reference signal Frequency synthesizer, 4 MHz divided signal Frequency synthesizer, lock window Frequency synthesizer, synchronized lock window ADC clock signal 2 Low High
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
Table 13. CCA test signal select table
Chipcon AS SmartRF(R) CC2420 Preliminary Datasheet (rev 1.2), 2004-06-09
Page 81 of 87
SmartRF (R) CC2420
Package Description (QLP 48)
Note: The figure is an illustration only and not to scale.
Quad Leadless Package (QLP) D QLP 48 Min 6.9 7.0 Max 7.1 D1 6.65 6.75 6.85 E 6.9 7.0 7.1 E1 6.65 6.75 6.85 0.5 0.30 e b 0.18 L 0.3 0.4 0.5 D2 5.05 5.10 5.15 E2 5.05 5.10 5.15
The overall packet height is 0.85 +/- 0.05 All dimensions in mm
The package is compliant to JEDEC standard MO-220.
Chipcon AS SmartRF(R) CC2420 Preliminary Datasheet (rev 1.2), 2004-06-09
Page 82 of 87
SmartRF (R) CC2420
Recommended layout for package (QLP 48)
Note: The figure is an illustration only and not to scale. There are nine 14 mil diameter via holes distributed symmetrically in the ground pad under the package. See also the CC2420 EM reference design.
Package thermal properties
Thermal resistance Air velocity [m/s] Rth,j-a [K/W] 0 25.6
Soldering information
Recommended soldering profile is according to IPC/JEDEC J-STD-020B, July 2002.
Chipcon AS SmartRF(R) CC2420 Preliminary Datasheet (rev 1.2), 2004-06-09
Page 83 of 87
SmartRF (R) CC2420
Plastic tube specification
QLP 7x 7 mm antistatic tube.
Tube Specification Package QLP 48 Tube Width 8.5 0.2 mm Tube Height 2.2 +0.2/-0.1 mm Tube Length 315 1.25 mm Units per Tube 43
Carrier tape and reel specification
Carrier tape and reel is in accordance with EIA Specification 481.
Tape and Reel Specification Package QLP 48 Tape Width 16 mm Component Pitch 12 mm Hole Pitch 4 mm Reel Diameter 13 inch Units per Reel 4000
Ordering Information
Ordering part number CC2420 CC2420/T&R CC2420DK CC2420DBK CC2420SK Description Single Chip RF Transceiver Single Chip RF Transceiver MOQ 43 (tube) 4000 (tape and reel) 1 1 1 MOQ = Minimum Order Quantity
CC2420 Development Kit CC2420 Demonstration Board Kit CC2420 Sample Kit (5 pcs)
Chipcon AS SmartRF(R) CC2420 Preliminary Datasheet (rev 1.2), 2004-06-09
Page 84 of 87
SmartRF (R) CC2420
General Information
Document History
Revision 1.2 Date 2004-06-09 Description/Changes Output power range: 24 dB (was 40 dB). Deleted option for single ended external PA. Adjacent channel rejection corrected to 46 dB for + 5MHz (was 39 dB), 39 dB for -5 MHz (was 46 dB) 58 dB for +10 MHz (was 53 dB) and 55 dB for-10 MHz (was 57 dB). "image channel" deleted in text for In band spurious reception. Revision for reference [1] updated. CSMA-CA added to abbreviations. Schematic view of the IEEE 802.15.4 Frame Format corrected, address field 0 to 20 bits. Changed blocking specifications to relate to EN 300 440 class 2. Updated addresses for Chipcon offices. Added section Operating Conditions. Section RAM access: A6:0 (LSB). IOCFG0.BCN_ACCEPT bit added and described in section Address recognition and the IOCFG0 register. The previous IDLE mode has been renamed to power down to be consistent with other Chipcon data sheets. Three power modes defined: Voltage regulator off (OFF), Power down (PD) (Voltage regulator enabled), IDLE (XOSC running) and used throughout the document. Default TXMIXBUF_CUR[1:0] in table for TXCTRL set to 2. Added information: compliance with EN 300 328 og EN 300 440 (Class 2). Added more information about FIFOP in section Receive mode. Removed text about SO programmable pull up from entire document. In Voltage regulator section of Electrical Specifications: voltage regulator may only supply CC2420. MANFIDH.VERSION register, changed to "current version is 2". Included package height in package drawing. Included layout drawing for package. Power supply pins defined clearer in Absolute maximum ratings. Third harmonic level corrected to -51dBm in Electrical specifiactions, second harmonic to -37dBm. Table with Crystal oscillator component values corrected. Link to reference [3] corrected. Corrected spelling grammar and references to tables and figures. Figure showing SmartRF Studio user interface included. Added figure to describe pin activity during RXFIFO read out. Added description on how to connect pins when not using internal regulator. Application circuits: Pin 20 and pin 37 connected to 1.8 V from VREG_OUT. IOCFG0.SO_PULLUP deleted. Added document history table. Initial release.
1.1
2004-03-22
1.0
2003-11-17
Chipcon AS SmartRF(R) CC2420 Preliminary Datasheet (rev 1.2), 2004-06-09
Page 85 of 87
SmartRF (R) CC2420
Product Status Definitions
Data Sheet Identification Advance Information Product Status Planned or Under Development Engineering Samples and First Production Definition This data sheet contains the design specifications for product development. Specifications may change in any manner without notice. This data sheet contains preliminary data, and supplementary data will be published at a later date. Chipcon reserves the right to make changes at any time without notice in order to improve design and supply the best possible product. This data sheet contains the final specifications. Chipcon reserves the right to make changes at any time without notice in order to improve design and supply the best possible product. This data sheet contains specifications on a product that has been discontinued by Chipcon. The data sheet is printed for reference information only.
Preliminary
No Identification Noted
Full Production
Obsolete
Not In Production
Disclaimer
Chipcon AS believes the information contained herein is correct and accurate at the time of this printing. However, Chipcon AS reserves the right to make changes to this product without notice. Chipcon AS does not assume any responsibility for the use of the described product.; neither does it convey any license under its patent rights, or the rights of others. The latest updates are available at the Chipcon website or by contacting Chipcon directly. As far as possible, major changes of product specifications and functionality, will be stated in product specific Errata Notes published at the Chipcon website. Customers are encouraged to sign up to the Developers Newsletter for the most recent updates on products and support tools. When a product is discontinued this will be done according to Chipcon's procedure for obsolete products as described in Chipcon's Quality Manual. This includes informing about last-time-buy options. The Quality Manual can be downloaded from Chipcon's website. Compliance with regulations is dependent on complete system performance. It is the customer's responsibility to ensure that the system complies with regulations.
Trademarks
SmartRF(R) is a registered trademark of Chipcon AS. SmartRF(R) is Chipcon's RF technology platform with RF library cells, modules and design expertise. Based on SmartRF(R) technology Chipcon develops standard component RF circuits as well as full custom ASICs based on customer requirements and this technology.
All other trademarks, registered trademarks and product names are the sole property of their respective owners.
Life Support Policy
This Chipcon product is not designed for use in life support appliances, devices, or other systems where malfunction can reasonably be expected to result in significant personal injury to the user, or as a critical component in any life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. Chipcon AS customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Chipcon AS for any damages resulting from any improper use or sale.
(c) 2003, 2004, Chipcon AS. All rights reserved.
Chipcon AS SmartRF(R) CC2420 Preliminary Datasheet (rev 1.2), 2004-06-09
Page 86 of 87
SmartRF (R) CC2420
Address Information
Web site: E-mail: Technical Support E-mail: Technical Support Hotline:
Headquarters: Chipcon AS Gaustadalleen 21 NO-0349 Oslo NORWAY Tel: +47 22 95 85 44 Fax: +47 22 95 85 46 E-mail: wireless@chipcon.com US Offices: Chipcon Inc., Western US Sales Office 19925 Stevens Creek Blvd. Cupertino, CA 95014-2358 USA Tel: +1 408 973 7845 Fax: +1 408 973 7257 Email: USsales@chipcon.com Sales Office Germany: Chipcon AS Riedberghof 3 D-74379 Ingersheim GERMANY Tel: +49 7142 9156815 Fax: +49 7142 9156818 Email: Germanysales@chipcon.com Sales Office Asia : Chipcon Asia Pasific 37F, Asem Tower 159-1 Samsung-dong, Kangnam-ku Seoul 135-798 Korea Tel: +82 2 6001 3888 Fax: +82 2 6001 3711 Email: Asiasales@chipcon.com Chipcon Inc., Eastern US Sales Office 35 Pinehurst Avenue Nashua, New Hampshire, 03062 USA Tel: +1 603 888 1326 Fax: +1 603 888 4239 Email: eastUSsales@chipcon.com Strategic Automotive Center: Chipcon AS Hechtseestrasse 16 D-83022 Rosenheim GERMANY Tel: +49 8031 2227 660 Fax: +49 8031 2227 661 Email: automotive@chipcon.com
http://www.chipcon.com wireless@chipcon.com support@chipcon.com +47 22 95 85 45
Chipcon AS is an ISO 9001:2000 certified company
Chipcon AS SmartRF(R) CC2420 Preliminary Datasheet (rev 1.2), 2004-06-09
Page 87 of 87

▲Up To Search▲

Price & Availability of CC2420

	To Download CC2420 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .